tests: add signal integrity test board (4-layer) test data

This commit is contained in:
Mikolaj Wielgus 2024-06-14 23:21:33 +02:00
parent e723c28f26
commit c4ac090790
15 changed files with 2454 additions and 0 deletions

15
tests/multilayer.rs Normal file
View File

@ -0,0 +1,15 @@
mod common;
#[test]
fn test_prerouted_lm317_breakout() {
let mut invoker = common::load_design_and_assert(
"tests/multilayer/data/prerouted_lm317_breakout/unrouted_lm317_breakout.dsn",
);
}
#[test]
fn test_signal_integrity_test() {
let mut invoker = common::load_design_and_assert(
"tests/multilayer/data/signal_integrity_test/signal_integrity_test.dsn",
);
}

View File

@ -0,0 +1 @@
0

View File

@ -0,0 +1,149 @@
(pcb /home/mikolaj/proj/topola/tests/multilayer/signal_integrity_test/signal_integrity_test.dsn
(parser
(string_quote ")
(space_in_quoted_tokens on)
(host_cad "KiCad's Pcbnew")
(host_version "8.0.2")
)
(resolution um 10)
(unit um)
(structure
(layer F.Cu
(type signal)
(property
(index 0)
)
)
(layer In1.Cu
(type signal)
(property
(index 1)
)
)
(layer In2.Cu
(type signal)
(property
(index 2)
)
)
(layer B.Cu
(type signal)
(property
(index 3)
)
)
(boundary
(path pcb 0 200660 -152400 104140 -152400 104140 -50800 200660 -50800
200660 -152400)
)
(plane GND (polygon F.Cu 0 104140 -50800 200660 -50800 200660 -152400 104140 -152400
104140 -50800))
(plane GND (polygon B.Cu 0 104140 -50800 200660 -50800 200660 -152400 104140 -152400
104140 -50800))
(plane GND (polygon In1.Cu 0 104140 -50800 200660 -50800 200660 -152400 104140 -152400
104140 -50800))
(via "Via[0-3]_600:300_um" "Via[0-3]_2000:1000_um" "Via[0-2]_2000:1000_um")
(rule
(width 200)
(clearance 200)
(clearance 200 (type default_smd))
(clearance 50 (type smd_smd))
)
)
(placement
(component Connector_Coaxial:SMA_Amphenol_132289_EdgeMount
(place J2 197837.500000 -101600.000000 front 0.000000 (PN Conn_Coaxial))
(place J1 106962.500000 -101600.000000 front 180.000000 (PN Conn_Coaxial))
)
)
(library
(image Connector_Coaxial:SMA_Amphenol_132289_EdgeMount
(outline (path signal 120 -3710 250 -3710 -250))
(outline (path signal 120 -3710 -250 -3210 0))
(outline (path signal 120 -3210 0 -3710 250))
(outline (path signal 50 -3040 -5580 -3040 5580))
(outline (path signal 50 14470 5580 -3040 5580))
(outline (path signal 50 14470 5580 14470 -5580))
(outline (path signal 50 14470 -5580 -3040 -5580))
(outline (path signal 50 -3040 -5580 -3040 5580))
(outline (path signal 50 14470 5580 -3040 5580))
(outline (path signal 50 14470 5580 14470 -5580))
(outline (path signal 50 14470 -5580 -3040 -5580))
(outline (path signal 100 -1910 5080 -1910 3810))
(outline (path signal 100 -1910 5080 4445 5080))
(outline (path signal 100 -1910 3810 2540 3810))
(outline (path signal 100 -1910 -3810 -1910 -5080))
(outline (path signal 100 -1910 -5080 4445 -5080))
(outline (path signal 100 2540 3810 2540 -3810))
(outline (path signal 100 2540 750 3540 0))
(outline (path signal 100 2540 -3810 -1910 -3810))
(outline (path signal 100 3540 0 2540 -750))
(outline (path signal 100 4445 3810 4445 5080))
(outline (path signal 100 4445 3810 13970 3810))
(outline (path signal 100 4445 -5080 4445 -3810))
(outline (path signal 100 13970 3810 13970 -3810))
(outline (path signal 100 13970 -3810 4445 -3810))
(pin Rect[T]Pad_1500x5080_um (rotate 90) 1 0 0)
(pin Rect[T]Pad_1500x5080_um (rotate 90) 2 0 4250)
(pin Rect[B]Pad_1500x5080_um (rotate 90) 2@1 0 4250)
(pin Rect[T]Pad_1500x5080_um (rotate 90) 2@2 0 -4250)
(pin Rect[B]Pad_1500x5080_um (rotate 90) 2@3 0 -4250)
)
(padstack Rect[B]Pad_1500x5080_um
(shape (rect B.Cu -750 -2540 750 2540))
(attach off)
)
(padstack Rect[T]Pad_1500x5080_um
(shape (rect F.Cu -750 -2540 750 2540))
(attach off)
)
(padstack "Via[0-3]_600:300_um"
(shape (circle F.Cu 600))
(shape (circle In1.Cu 600))
(shape (circle In2.Cu 600))
(shape (circle B.Cu 600))
(attach off)
)
(padstack "Via[0-3]_2000:1000_um"
(shape (circle F.Cu 2000))
(shape (circle In1.Cu 2000))
(shape (circle In2.Cu 2000))
(shape (circle B.Cu 2000))
(attach off)
)
(padstack "Via[0-2]_2000:1000_um"
(shape (circle F.Cu 2000))
(shape (circle In1.Cu 2000))
(shape (circle In2.Cu 2000))
(attach off)
)
)
(network
(net GND
(pins J2-2 J2-2@1 J2-2@2 J2-2@3 J1-2 J1-2@1 J1-2@2 J1-2@3)
)
(net "Net-(J1-In)"
(pins J2-1 J1-1)
)
(class kicad_default "" GND "Net-(J1-In)"
(circuit
(use_via Via[0-3]_600:300_um)
)
(rule
(width 200)
(clearance 200)
)
)
)
(wiring
(wire (path In2.Cu 1000 110744 -101600 194056 -101600)(net "Net-(J1-In)")(type route))
(wire (path F.Cu 1000 110744 -101600 106962 -101600)(net "Net-(J1-In)")(type route))
(wire (path F.Cu 1000 197838 -101600 194310 -101600)(net "Net-(J1-In)")(type route))
(via "Via[0-3]_2000:1000_um" 106680 -109220 (net GND)(type route))
(via "Via[0-3]_2000:1000_um" 106680 -93980 (net GND)(type route))
(via "Via[0-3]_2000:1000_um" 198120 -109220 (net GND)(type route))
(via "Via[0-2]_2000:1000_um" 194056 -101600 (net "Net-(J1-In)")(type route))
(via "Via[0-2]_2000:1000_um" 110744 -101600 (net "Net-(J1-In)")(type route))
(via "Via[0-3]_2000:1000_um" 198120 -93980 (net GND)(type route))
)
)

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,83 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
0,
1,
2,
3,
4,
5,
8,
9,
10,
11,
12,
13,
15,
16,
17,
18,
19,
20,
21,
22,
23,
24,
25,
26,
27,
28,
29,
30,
32,
33,
34,
35,
36,
39,
40
],
"visible_layers": "fffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_password": "",
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "signal_integrity_test.kicad_prl",
"version": 3
},
"project": {
"files": []
}
}

View File

@ -0,0 +1,391 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {},
"diff_pair_dimensions": [],
"drc_exclusions": [],
"rules": {},
"track_widths": [],
"via_dimensions": []
},
"ipc2581": {
"dist": "",
"distpn": "",
"internal_id": "",
"mfg": "",
"mpn": ""
},
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"conflicting_netclasses": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"endpoint_off_grid": "warning",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"missing_bidi_pin": "warning",
"missing_input_pin": "warning",
"missing_power_pin": "error",
"missing_unit": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"simulation_model_issue": "ignore",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": []
},
"meta": {
"filename": "signal_integrity_test.kicad_pro",
"version": 1
},
"net_settings": {
"classes": [
{
"bus_width": 12,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.2,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 6
}
],
"meta": {
"version": 3
},
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "",
"plot": "",
"pos_files": "",
"specctra_dsn": "",
"step": "",
"svg": "",
"vrml": ""
},
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"bom_fmt_presets": [],
"bom_fmt_settings": {
"field_delimiter": ",",
"keep_line_breaks": false,
"keep_tabs": false,
"name": "CSV",
"ref_delimiter": ",",
"ref_range_delimiter": "",
"string_delimiter": "\""
},
"bom_presets": [],
"bom_settings": {
"exclude_dnp": false,
"fields_ordered": [
{
"group_by": false,
"label": "Reference",
"name": "Reference",
"show": true
},
{
"group_by": true,
"label": "Value",
"name": "Value",
"show": true
},
{
"group_by": false,
"label": "Datasheet",
"name": "Datasheet",
"show": true
},
{
"group_by": false,
"label": "Footprint",
"name": "Footprint",
"show": true
},
{
"group_by": false,
"label": "Qty",
"name": "${QUANTITY}",
"show": true
},
{
"group_by": true,
"label": "DNP",
"name": "${DNP}",
"show": true
}
],
"filter_string": "",
"group_symbols": true,
"name": "Grouped By Value",
"sort_asc": true,
"sort_field": "Reference"
},
"connection_grid_size": 50.0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.375,
"operating_point_overlay_i_precision": 3,
"operating_point_overlay_i_range": "~A",
"operating_point_overlay_v_precision": 3,
"operating_point_overlay_v_range": "~V",
"overbar_offset_ratio": 1.23,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.15
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "",
"page_layout_descr_file": "",
"plot_directory": "",
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",
"spice_model_current_sheet_as_root": true,
"spice_save_all_currents": false,
"spice_save_all_dissipations": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"b2bb4ae5-4d76-4744-9456-126b3d3290e1",
"Root"
]
],
"text_variables": {}
}

View File

@ -0,0 +1,555 @@
(kicad_sch
(version 20231120)
(generator "eeschema")
(generator_version "8.0")
(uuid "b2bb4ae5-4d76-4744-9456-126b3d3290e1")
(paper "A4")
(lib_symbols
(symbol "Connector:Conn_Coaxial"
(pin_names
(offset 1.016) hide)
(exclude_from_sim no)
(in_bom yes)
(on_board yes)
(property "Reference" "J"
(at 0.254 3.048 0)
(effects
(font
(size 1.27 1.27)
)
)
)
(property "Value" "Conn_Coaxial"
(at 2.921 0 90)
(effects
(font
(size 1.27 1.27)
)
)
)
(property "Footprint" ""
(at 0 0 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Datasheet" " ~"
(at 0 0 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Description" "coaxial connector (BNC, SMA, SMB, SMC, Cinch/RCA, LEMO, ...)"
(at 0 0 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "ki_keywords" "BNC SMA SMB SMC LEMO coaxial connector CINCH RCA MCX MMCX U.FL UMRF"
(at 0 0 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "ki_fp_filters" "*BNC* *SMA* *SMB* *SMC* *Cinch* *LEMO* *UMRF* *MCX* *U.FL*"
(at 0 0 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(symbol "Conn_Coaxial_0_1"
(arc
(start -1.778 -0.508)
(mid 0.2311 -1.8066)
(end 1.778 0)
(stroke
(width 0.254)
(type default)
)
(fill
(type none)
)
)
(polyline
(pts
(xy -2.54 0) (xy -0.508 0)
)
(stroke
(width 0)
(type default)
)
(fill
(type none)
)
)
(polyline
(pts
(xy 0 -2.54) (xy 0 -1.778)
)
(stroke
(width 0)
(type default)
)
(fill
(type none)
)
)
(circle
(center 0 0)
(radius 0.508)
(stroke
(width 0.2032)
(type default)
)
(fill
(type none)
)
)
(arc
(start 1.778 0)
(mid 0.2099 1.8101)
(end -1.778 0.508)
(stroke
(width 0.254)
(type default)
)
(fill
(type none)
)
)
)
(symbol "Conn_Coaxial_1_1"
(pin passive line
(at -5.08 0 0)
(length 2.54)
(name "In"
(effects
(font
(size 1.27 1.27)
)
)
)
(number "1"
(effects
(font
(size 1.27 1.27)
)
)
)
)
(pin passive line
(at 0 -5.08 90)
(length 2.54)
(name "Ext"
(effects
(font
(size 1.27 1.27)
)
)
)
(number "2"
(effects
(font
(size 1.27 1.27)
)
)
)
)
)
)
(symbol "power:GND"
(power)
(pin_numbers hide)
(pin_names
(offset 0) hide)
(exclude_from_sim no)
(in_bom yes)
(on_board yes)
(property "Reference" "#PWR"
(at 0 -6.35 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Value" "GND"
(at 0 -3.81 0)
(effects
(font
(size 1.27 1.27)
)
)
)
(property "Footprint" ""
(at 0 0 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Datasheet" ""
(at 0 0 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Description" "Power symbol creates a global label with name \"GND\" , ground"
(at 0 0 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "ki_keywords" "global power"
(at 0 0 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(symbol "GND_0_1"
(polyline
(pts
(xy 0 0) (xy 0 -1.27) (xy 1.27 -1.27) (xy 0 -2.54) (xy -1.27 -1.27) (xy 0 -1.27)
)
(stroke
(width 0)
(type default)
)
(fill
(type none)
)
)
)
(symbol "GND_1_1"
(pin power_in line
(at 0 0 270)
(length 0)
(name "~"
(effects
(font
(size 1.27 1.27)
)
)
)
(number "1"
(effects
(font
(size 1.27 1.27)
)
)
)
)
)
)
)
(wire
(pts
(xy 132.08 101.6) (xy 172.72 101.6)
)
(stroke
(width 0)
(type default)
)
(uuid "b60a7311-8de7-420d-8117-0d61ed124cbe")
)
(symbol
(lib_id "power:GND")
(at 177.8 106.68 0)
(unit 1)
(exclude_from_sim no)
(in_bom yes)
(on_board yes)
(dnp no)
(fields_autoplaced yes)
(uuid "4a6528d4-f01e-4e74-8db6-a0b6e22bd1eb")
(property "Reference" "#PWR01"
(at 177.8 113.03 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Value" "GND"
(at 177.8 111.76 0)
(effects
(font
(size 1.27 1.27)
)
)
)
(property "Footprint" ""
(at 177.8 106.68 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Datasheet" ""
(at 177.8 106.68 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Description" "Power symbol creates a global label with name \"GND\" , ground"
(at 177.8 106.68 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(pin "1"
(uuid "e4d973b8-6545-41d0-b6a2-966020f50b3f")
)
(instances
(project "signal_integrity_test"
(path "/b2bb4ae5-4d76-4744-9456-126b3d3290e1"
(reference "#PWR01")
(unit 1)
)
)
)
)
(symbol
(lib_id "Connector:Conn_Coaxial")
(at 127 101.6 0)
(mirror y)
(unit 1)
(exclude_from_sim no)
(in_bom yes)
(on_board yes)
(dnp no)
(fields_autoplaced yes)
(uuid "aca9e571-283a-4ba3-9d0d-a0ba4c2dc9f4")
(property "Reference" "J1"
(at 127.3174 95.25 0)
(effects
(font
(size 1.27 1.27)
)
)
)
(property "Value" "Conn_Coaxial"
(at 127.3174 97.79 0)
(effects
(font
(size 1.27 1.27)
)
)
)
(property "Footprint" "Connector_Coaxial:SMA_Amphenol_132289_EdgeMount"
(at 127 101.6 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Datasheet" " ~"
(at 127 101.6 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Description" "coaxial connector (BNC, SMA, SMB, SMC, Cinch/RCA, LEMO, ...)"
(at 127 101.6 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(pin "2"
(uuid "9f4c272a-8803-4e9f-a31c-51cba0099286")
)
(pin "1"
(uuid "57a524a0-b715-4cce-8718-cd8a4d1ce6ba")
)
(instances
(project "signal_integrity_test"
(path "/b2bb4ae5-4d76-4744-9456-126b3d3290e1"
(reference "J1")
(unit 1)
)
)
)
)
(symbol
(lib_id "Connector:Conn_Coaxial")
(at 177.8 101.6 0)
(unit 1)
(exclude_from_sim no)
(in_bom yes)
(on_board yes)
(dnp no)
(uuid "aff88e0d-f63c-4880-81f4-9d79ae14fde7")
(property "Reference" "J2"
(at 177.4826 95.25 0)
(effects
(font
(size 1.27 1.27)
)
)
)
(property "Value" "Conn_Coaxial"
(at 177.4826 97.79 0)
(effects
(font
(size 1.27 1.27)
)
)
)
(property "Footprint" "Connector_Coaxial:SMA_Amphenol_132289_EdgeMount"
(at 177.8 101.6 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Datasheet" " ~"
(at 177.8 101.6 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Description" "coaxial connector (BNC, SMA, SMB, SMC, Cinch/RCA, LEMO, ...)"
(at 177.8 101.6 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(pin "2"
(uuid "27edd9ee-fcb1-458b-b797-49d9083d6c9d")
)
(pin "1"
(uuid "a93b124e-47bc-48d2-82dd-cc12cf95c57d")
)
(instances
(project "signal_integrity_test"
(path "/b2bb4ae5-4d76-4744-9456-126b3d3290e1"
(reference "J2")
(unit 1)
)
)
)
)
(symbol
(lib_id "power:GND")
(at 127 106.68 0)
(unit 1)
(exclude_from_sim no)
(in_bom yes)
(on_board yes)
(dnp no)
(fields_autoplaced yes)
(uuid "f6c2f185-e5bd-4276-85c4-b00849844f55")
(property "Reference" "#PWR02"
(at 127 113.03 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Value" "GND"
(at 127 111.76 0)
(effects
(font
(size 1.27 1.27)
)
)
)
(property "Footprint" ""
(at 127 106.68 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Datasheet" ""
(at 127 106.68 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(property "Description" "Power symbol creates a global label with name \"GND\" , ground"
(at 127 106.68 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
(pin "1"
(uuid "808c0cb9-415c-41a8-aac6-d78e8ce64938")
)
(instances
(project "signal_integrity_test"
(path "/b2bb4ae5-4d76-4744-9456-126b3d3290e1"
(reference "#PWR02")
(unit 1)
)
)
)
)
(sheet_instances
(path "/"
(page "1")
)
)
)

View File

@ -0,0 +1 @@
{"hostname":"luckmann","username":"mikolaj"}