Start moving code to a new mmu2 module
This commit is contained in:
Berkus Decker
parent
9b5d7b14d3
commit
825806fdd7
|
|
@ -1,70 +1,3 @@
|
||||||
// 1: use Table<Level> for sure
|
|
||||||
// 2: in tables use typed descriptors over generic u64 entries?? how to pick right type...
|
|
||||||
// -- TableDescriptor
|
|
||||||
// -- Lvl2BlockDescriptor
|
|
||||||
// -- PageDescriptor
|
|
||||||
// Use them instead of PageTableEntry
|
|
||||||
// 3: Use PhysFrame<Size> and Page<Size> as flexible versions of various-sized pages
|
|
||||||
|
|
||||||
// Level 0 descriptors can only output the address of a Level 1 table.
|
|
||||||
// Level 3 descriptors cannot point to another table and can only output block addresses.
|
|
||||||
// The format of the table is therefore slightly different for Level 3.
|
|
||||||
//
|
|
||||||
// this means:
|
|
||||||
// - level 0 page table can be only TableDescriptors
|
|
||||||
// - level 1,2 page table can be TableDescriptors, Lvl2BlockDescriptors (PageDescriptors)
|
|
||||||
// - level 3 page table can be only PageDescriptors
|
|
||||||
|
|
||||||
// Level / Types | Table Descriptor | Lvl2BlockDescriptor (PageDescriptor)
|
|
||||||
// --------------+------------------+--------------------------------------
|
|
||||||
// 0 | X | (with 4KiB granule)
|
|
||||||
// 1 | X | X (1GiB range)
|
|
||||||
// 2 | X | X (2MiB range)
|
|
||||||
// 3 | | X (4KiB range) -- called PageDescriptor
|
|
||||||
// encoding actually the same as in Table Descriptor
|
|
||||||
|
|
||||||
// Translation granule affects the size of the block addressed.
|
|
||||||
// Lets use 4KiB granule on RPi3 for simplicity.
|
|
||||||
|
|
||||||
// This gives the following address format:
|
|
||||||
//
|
|
||||||
// Maximum OA is 48 bits.
|
|
||||||
//
|
|
||||||
// Level 0 descriptor cannot be block descriptor.
|
|
||||||
// Level 0 table descriptor has Output Address in [47:12]
|
|
||||||
//
|
|
||||||
// Level 1 block descriptor has Output Address in [47:30]
|
|
||||||
// Level 2 block descriptor has Output Address in [47:21]
|
|
||||||
//
|
|
||||||
// Level 1 table descriptor has Output Address in [47:12]
|
|
||||||
// Level 2 table descriptor has Output Address in [47:12]
|
|
||||||
//
|
|
||||||
// Level 3 Page Descriptor:
|
|
||||||
// Upper Attributes [63:51]
|
|
||||||
// Res0 [50:48]
|
|
||||||
// Output Address [47:12]
|
|
||||||
// Lower Attributes [11:2]
|
|
||||||
// 11b [1:0]
|
|
||||||
|
|
||||||
// enum PageTableEntry { Page(&mut PageDescriptor), Block(&mut BlockDescriptor), Etc(&mut u64), Invalid(&mut u64) }
|
|
||||||
// impl PageTabelEntry { fn new_from_entry_addr(&u64) }
|
|
||||||
|
|
||||||
// If I have, for example, Table<Level0> I can get from it N `Table<Level1>` (via impl HierarchicalTable)
|
|
||||||
// From Table<Level1> I can get either `Table<Level2>` (via impl HierarchicalTable) or `BlockDescriptor<Size1GiB>`
|
|
||||||
// From Table<Level2> I can get either `Table<Level3>` (via impl HierarchicalTable) or `BlockDescriptor<Size2MiB>`
|
|
||||||
// From Table<Level3> I can only get `PageDescriptor<Size4KiB>` (because no impl HierarchicalTable exists)
|
|
||||||
|
|
||||||
// enum PageTableEntry { Page(&mut PageDescriptor), Block(&mut BlockDescriptor), Etc(&mut u64), Invalid(&mut u64) }
|
|
||||||
// return enum PageTableEntry constructed from table bits in u64
|
|
||||||
|
|
||||||
/*!
|
|
||||||
* Paging system uses a separate address space in top kernel region (TTBR1) to access
|
|
||||||
* entire physical memory contents.
|
|
||||||
* This mapping is not available to user space (user space uses TTBR0).
|
|
||||||
* Use the largest possible granule size to map physical memory since we want to use
|
|
||||||
* the least amount of memory for these mappings.
|
|
||||||
*/
|
|
||||||
|
|
||||||
// Check largest VA supported, calculate physical_memory_offset
|
// Check largest VA supported, calculate physical_memory_offset
|
||||||
//
|
//
|
||||||
const PHYSICAL_MEMORY_OFFSET: u64 = 0xffff_8000_0000_0000; // Last 1GiB of VA space
|
const PHYSICAL_MEMORY_OFFSET: u64 = 0xffff_8000_0000_0000; // Last 1GiB of VA space
|
||||||
|
|
@ -332,37 +265,10 @@ impl fmt::Debug for PageTableEntry {
|
||||||
}
|
}
|
||||||
}*/
|
}*/
|
||||||
|
|
||||||
// to get L0 we must allocate a few frames from boot region allocator.
|
|
||||||
// So, first we init the dtb, parse mem-regions from there, then init boot_info page and start mmu,
|
|
||||||
// this part will be inited in mmu::init():
|
|
||||||
//pub const L0: *mut Table<PageGlobalDirectory> = &mut LVL0_TABLE as *mut _; // was Table<Level0>
|
|
||||||
// @fixme this is for recursive page tables!!
|
|
||||||
|
|
||||||
impl<L> Table<L>
|
impl<L> Table<L>
|
||||||
where
|
where
|
||||||
L: HierarchicalLevel,
|
L: HierarchicalLevel,
|
||||||
{
|
{
|
||||||
fn next_table_address(&self, index: usize) -> Option<usize> {
|
|
||||||
let entry_flags = EntryRegister::new(self[index]);
|
|
||||||
if entry_flags.matches_all(STAGE1_DESCRIPTOR::VALID::True + STAGE1_DESCRIPTOR::TYPE::Table)
|
|
||||||
{
|
|
||||||
let table_address = self as *const _ as usize;
|
|
||||||
Some((table_address << 9) | (index << 12))
|
|
||||||
} else {
|
|
||||||
None
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pub fn next_table(&self, index: usize) -> Option<&Table<L::NextLevel>> {
|
|
||||||
self.next_table_address(index)
|
|
||||||
.map(|address| unsafe { &*(address as *const _) })
|
|
||||||
}
|
|
||||||
|
|
||||||
pub fn next_table_mut(&mut self, index: usize) -> Option<&mut Table<L::NextLevel>> {
|
|
||||||
self.next_table_address(index)
|
|
||||||
.map(|address| unsafe { &mut *(address as *mut _) })
|
|
||||||
}
|
|
||||||
|
|
||||||
pub fn next_table_create<A>(
|
pub fn next_table_create<A>(
|
||||||
&mut self,
|
&mut self,
|
||||||
index: usize,
|
index: usize,
|
||||||
|
|
|
||||||
|
|
@ -1,16 +1,3 @@
|
||||||
/*
|
|
||||||
* SPDX-License-Identifier: MIT OR BlueOak-1.0.0
|
|
||||||
* Copyright (c) 2018-2019 Andre Richter <andre.o.richter@gmail.com>
|
|
||||||
* Copyright (c) Berkus Decker <berkus+vesper@metta.systems>
|
|
||||||
* Original code distributed under MIT, additional changes are under BlueOak-1.0.0
|
|
||||||
*/
|
|
||||||
|
|
||||||
//! MMU initialisation.
|
|
||||||
//!
|
|
||||||
//! Paging is mostly based on [previous version](https://os.phil-opp.com/page-tables/) of
|
|
||||||
//! Phil Opp's [paging guide](https://os.phil-opp.com/paging-implementation/) and
|
|
||||||
//! [ARMv8 ARM memory addressing](https://static.docs.arm.com/100940/0100/armv8_a_address%20translation_100940_0100_en.pdf).
|
|
||||||
|
|
||||||
use {
|
use {
|
||||||
crate::{
|
crate::{
|
||||||
arch::aarch64::memory::{
|
arch::aarch64::memory::{
|
||||||
|
|
@ -67,110 +54,6 @@ mod mair {
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
register_bitfields! {
|
|
||||||
u64,
|
|
||||||
// AArch64 Reference Manual page 2150, D5-2445
|
|
||||||
STAGE1_DESCRIPTOR [
|
|
||||||
// In table descriptors
|
|
||||||
|
|
||||||
NSTable_EL3 OFFSET(63) NUMBITS(1) [],
|
|
||||||
|
|
||||||
/// Access Permissions for subsequent tables
|
|
||||||
APTable OFFSET(61) NUMBITS(2) [
|
|
||||||
RW_EL1 = 0b00,
|
|
||||||
RW_EL1_EL0 = 0b01,
|
|
||||||
RO_EL1 = 0b10,
|
|
||||||
RO_EL1_EL0 = 0b11
|
|
||||||
],
|
|
||||||
|
|
||||||
// User execute-never for subsequent tables
|
|
||||||
UXNTable OFFSET(60) NUMBITS(1) [
|
|
||||||
Execute = 0,
|
|
||||||
NeverExecute = 1
|
|
||||||
],
|
|
||||||
|
|
||||||
/// Privileged execute-never for subsequent tables
|
|
||||||
PXNTable OFFSET(59) NUMBITS(1) [
|
|
||||||
Execute = 0,
|
|
||||||
NeverExecute = 1
|
|
||||||
],
|
|
||||||
|
|
||||||
// In block descriptors
|
|
||||||
|
|
||||||
// OS-specific data
|
|
||||||
OSData OFFSET(55) NUMBITS(4) [],
|
|
||||||
|
|
||||||
// User execute-never
|
|
||||||
UXN OFFSET(54) NUMBITS(1) [
|
|
||||||
Execute = 0,
|
|
||||||
NeverExecute = 1
|
|
||||||
],
|
|
||||||
|
|
||||||
/// Privileged execute-never
|
|
||||||
PXN OFFSET(53) NUMBITS(1) [
|
|
||||||
Execute = 0,
|
|
||||||
NeverExecute = 1
|
|
||||||
],
|
|
||||||
|
|
||||||
// @fixme ?? where is this described
|
|
||||||
CONTIGUOUS OFFSET(52) NUMBITS(1) [
|
|
||||||
False = 0,
|
|
||||||
True = 1
|
|
||||||
],
|
|
||||||
|
|
||||||
// @fixme ?? where is this described
|
|
||||||
DIRTY OFFSET(51) NUMBITS(1) [
|
|
||||||
False = 0,
|
|
||||||
True = 1
|
|
||||||
],
|
|
||||||
|
|
||||||
/// Various address fields, depending on use case
|
|
||||||
LVL2_OUTPUT_ADDR_4KiB OFFSET(21) NUMBITS(27) [], // [47:21]
|
|
||||||
NEXT_LVL_TABLE_ADDR_4KiB OFFSET(12) NUMBITS(36) [], // [47:12]
|
|
||||||
|
|
||||||
// @fixme ?? where is this described
|
|
||||||
NON_GLOBAL OFFSET(11) NUMBITS(1) [
|
|
||||||
False = 0,
|
|
||||||
True = 1
|
|
||||||
],
|
|
||||||
|
|
||||||
/// Access flag
|
|
||||||
AF OFFSET(10) NUMBITS(1) [
|
|
||||||
False = 0,
|
|
||||||
True = 1
|
|
||||||
],
|
|
||||||
|
|
||||||
/// Shareability field
|
|
||||||
SH OFFSET(8) NUMBITS(2) [
|
|
||||||
OuterShareable = 0b10,
|
|
||||||
InnerShareable = 0b11
|
|
||||||
],
|
|
||||||
|
|
||||||
/// Access Permissions
|
|
||||||
AP OFFSET(6) NUMBITS(2) [
|
|
||||||
RW_EL1 = 0b00,
|
|
||||||
RW_EL1_EL0 = 0b01,
|
|
||||||
RO_EL1 = 0b10,
|
|
||||||
RO_EL1_EL0 = 0b11
|
|
||||||
],
|
|
||||||
|
|
||||||
NS_EL3 OFFSET(5) NUMBITS(1) [],
|
|
||||||
|
|
||||||
/// Memory attributes index into the MAIR_EL1 register
|
|
||||||
AttrIndx OFFSET(2) NUMBITS(3) [],
|
|
||||||
|
|
||||||
TYPE OFFSET(1) NUMBITS(1) [
|
|
||||||
Block = 0,
|
|
||||||
Table = 1
|
|
||||||
],
|
|
||||||
|
|
||||||
VALID OFFSET(0) NUMBITS(1) [
|
|
||||||
False = 0,
|
|
||||||
True = 1
|
|
||||||
]
|
|
||||||
]
|
|
||||||
}
|
|
||||||
|
|
||||||
/// A function that maps the generic memory range attributes to HW-specific
|
/// A function that maps the generic memory range attributes to HW-specific
|
||||||
/// attributes of the MMU.
|
/// attributes of the MMU.
|
||||||
fn into_mmu_attributes(
|
fn into_mmu_attributes(
|
||||||
|
|
@ -210,33 +93,6 @@ fn into_mmu_attributes(
|
||||||
desc
|
desc
|
||||||
}
|
}
|
||||||
|
|
||||||
/*
|
|
||||||
* With 4k page granule, a virtual address is split into 4 lookup parts
|
|
||||||
* spanning 9 bits each:
|
|
||||||
*
|
|
||||||
* _______________________________________________
|
|
||||||
* | | | | | | |
|
|
||||||
* | signx | Lv0 | Lv1 | Lv2 | Lv3 | off |
|
|
||||||
* |_______|_______|_______|_______|_______|_______|
|
|
||||||
* 63-48 47-39 38-30 29-21 20-12 11-00
|
|
||||||
*
|
|
||||||
* mask page size
|
|
||||||
*
|
|
||||||
* Lv0: FF8000000000 --
|
|
||||||
* Lv1: 7FC0000000 1G
|
|
||||||
* Lv2: 3FE00000 2M
|
|
||||||
* Lv3: 1FF000 4K
|
|
||||||
* off: FFF
|
|
||||||
*
|
|
||||||
* RPi3 supports 64K and 4K granules, also 40-bit physical addresses.
|
|
||||||
* It also can address only 1G physical memory, so these 40-bit phys addresses are a fake.
|
|
||||||
*
|
|
||||||
* 48-bit virtual address space; different mappings in VBAR0 (EL0) and VBAR1 (EL1+).
|
|
||||||
*/
|
|
||||||
|
|
||||||
/// Number of entries in a 4KiB mmu table.
|
|
||||||
pub const NUM_ENTRIES_4KIB: u64 = 512;
|
|
||||||
|
|
||||||
/// Trait for abstracting over the possible page sizes, 4KiB, 16KiB, 2MiB, 1GiB.
|
/// Trait for abstracting over the possible page sizes, 4KiB, 16KiB, 2MiB, 1GiB.
|
||||||
pub trait PageSize: Copy + Eq + PartialOrd + Ord {
|
pub trait PageSize: Copy + Eq + PartialOrd + Ord {
|
||||||
/// The page size in bytes.
|
/// The page size in bytes.
|
||||||
|
|
@ -281,87 +137,6 @@ impl PageSize for Size2MiB {
|
||||||
|
|
||||||
impl NotGiantPageSize for Size2MiB {}
|
impl NotGiantPageSize for Size2MiB {}
|
||||||
|
|
||||||
type EntryFlags = tock_registers::fields::FieldValue<u64, STAGE1_DESCRIPTOR::Register>;
|
|
||||||
// type EntryRegister = register::LocalRegisterCopy<u64, STAGE1_DESCRIPTOR::Register>;
|
|
||||||
|
|
||||||
/// L0 table -- only pointers to L1 tables
|
|
||||||
pub enum PageGlobalDirectory {}
|
|
||||||
/// L1 tables -- pointers to L2 tables or giant 1GiB pages
|
|
||||||
pub enum PageUpperDirectory {}
|
|
||||||
/// L2 tables -- pointers to L3 tables or huge 2MiB pages
|
|
||||||
pub enum PageDirectory {}
|
|
||||||
/// L3 tables -- only pointers to 4/16KiB pages
|
|
||||||
pub enum PageTable {}
|
|
||||||
|
|
||||||
/// Shared trait for specific table levels.
|
|
||||||
pub trait TableLevel {}
|
|
||||||
|
|
||||||
/// Shared trait for hierarchical table levels.
|
|
||||||
///
|
|
||||||
/// Specifies what is the next level of page table hierarchy.
|
|
||||||
pub trait HierarchicalLevel: TableLevel {
|
|
||||||
/// Level of the next translation table below this one.
|
|
||||||
type NextLevel: TableLevel;
|
|
||||||
}
|
|
||||||
|
|
||||||
impl TableLevel for PageGlobalDirectory {}
|
|
||||||
impl TableLevel for PageUpperDirectory {}
|
|
||||||
impl TableLevel for PageDirectory {}
|
|
||||||
impl TableLevel for PageTable {}
|
|
||||||
|
|
||||||
impl HierarchicalLevel for PageGlobalDirectory {
|
|
||||||
type NextLevel = PageUpperDirectory;
|
|
||||||
}
|
|
||||||
impl HierarchicalLevel for PageUpperDirectory {
|
|
||||||
type NextLevel = PageDirectory;
|
|
||||||
}
|
|
||||||
impl HierarchicalLevel for PageDirectory {
|
|
||||||
type NextLevel = PageTable;
|
|
||||||
}
|
|
||||||
// PageTables do not have next level, therefore they are not HierarchicalLevel
|
|
||||||
|
|
||||||
/// MMU address translation table.
|
|
||||||
/// Contains just u64 internally, provides enum interface on top
|
|
||||||
#[repr(C)]
|
|
||||||
#[repr(align(4096))]
|
|
||||||
pub struct Table<L: TableLevel> {
|
|
||||||
entries: [u64; NUM_ENTRIES_4KIB as usize],
|
|
||||||
level: PhantomData<L>,
|
|
||||||
}
|
|
||||||
|
|
||||||
// Implementation code shared for all levels of page tables
|
|
||||||
impl<L> Table<L>
|
|
||||||
where
|
|
||||||
L: TableLevel,
|
|
||||||
{
|
|
||||||
/// Zero out entire table.
|
|
||||||
pub fn zero(&mut self) {
|
|
||||||
for entry in self.entries.iter_mut() {
|
|
||||||
*entry = 0;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
impl<L> Index<usize> for Table<L>
|
|
||||||
where
|
|
||||||
L: TableLevel,
|
|
||||||
{
|
|
||||||
type Output = u64;
|
|
||||||
|
|
||||||
fn index(&self, index: usize) -> &u64 {
|
|
||||||
&self.entries[index]
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
impl<L> IndexMut<usize> for Table<L>
|
|
||||||
where
|
|
||||||
L: TableLevel,
|
|
||||||
{
|
|
||||||
fn index_mut(&mut self, index: usize) -> &mut u64 {
|
|
||||||
&mut self.entries[index]
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
/// Type-safe enum wrapper covering Table<L>'s 64-bit entries.
|
/// Type-safe enum wrapper covering Table<L>'s 64-bit entries.
|
||||||
#[derive(Clone)]
|
#[derive(Clone)]
|
||||||
// #[repr(transparent)]
|
// #[repr(transparent)]
|
||||||
|
|
|
||||||
|
|
@ -0,0 +1,456 @@
|
||||||
|
/*
|
||||||
|
* SPDX-License-Identifier: BlueOak-1.0.0
|
||||||
|
* Copyright (c) Berkus Decker <berkus+vesper@metta.systems>
|
||||||
|
*/
|
||||||
|
|
||||||
|
//! MMU initialisation.
|
||||||
|
//!
|
||||||
|
//! Paging is mostly based on [previous version](https://os.phil-opp.com/page-tables/) of
|
||||||
|
//! Phil Opp's [paging guide](https://os.phil-opp.com/paging-implementation/) and
|
||||||
|
//! [ARMv8 ARM memory addressing](https://static.docs.arm.com/100940/0100/armv8_a_address%20translation_100940_0100_en.pdf).
|
||||||
|
//! It includes ideas from Sergio Benitez' cs140e OSdev course material on type-safe access.
|
||||||
|
|
||||||
|
use {
|
||||||
|
crate::memory::{PhysAddr, VirtAddr},
|
||||||
|
core::{
|
||||||
|
marker::PhantomData,
|
||||||
|
ops::{Index, IndexMut},
|
||||||
|
ptr::Unique,
|
||||||
|
},
|
||||||
|
snafu::Snafu,
|
||||||
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* With 4k page granule, a virtual address is split into 4 lookup parts
|
||||||
|
* spanning 9 bits each:
|
||||||
|
*
|
||||||
|
* _______________________________________________
|
||||||
|
* | | | | | | |
|
||||||
|
* | signx | Lv0 | Lv1 | Lv2 | Lv3 | off |
|
||||||
|
* |_______|_______|_______|_______|_______|_______|
|
||||||
|
* 63-48 47-39 38-30 29-21 20-12 11-00
|
||||||
|
*
|
||||||
|
* mask page size
|
||||||
|
*
|
||||||
|
* Lv0: FF8000000000 --
|
||||||
|
* Lv1: 7FC0000000
|
||||||
|
* off: 3FFFFFFF 1G
|
||||||
|
* Lv2: 3FE00000
|
||||||
|
* off: 1FFFFF 2M
|
||||||
|
* Lv3: 1FF000
|
||||||
|
* off: FFF 4K
|
||||||
|
*
|
||||||
|
* RPi3 supports 64K and 4K granules, also 40-bit physical addresses.
|
||||||
|
* It also can address only 1G physical memory, so these 40-bit phys addresses are a fake.
|
||||||
|
*
|
||||||
|
* 48-bit virtual address space; different mappings in VBAR0 (EL0) and VBAR1 (EL1+).
|
||||||
|
*/
|
||||||
|
|
||||||
|
register_bitfields! {
|
||||||
|
u64,
|
||||||
|
// AArch64 Reference Manual page 2150, D5-2445
|
||||||
|
TABLE_DESCRIPTOR [
|
||||||
|
// In table descriptors
|
||||||
|
|
||||||
|
NSTable_EL3 OFFSET(63) NUMBITS(1) [],
|
||||||
|
|
||||||
|
/// Access Permissions for subsequent tables
|
||||||
|
APTable OFFSET(61) NUMBITS(2) [
|
||||||
|
RW_EL1 = 0b00,
|
||||||
|
RW_EL1_EL0 = 0b01,
|
||||||
|
RO_EL1 = 0b10,
|
||||||
|
RO_EL1_EL0 = 0b11
|
||||||
|
],
|
||||||
|
|
||||||
|
// User execute-never for subsequent tables
|
||||||
|
UXNTable OFFSET(60) NUMBITS(1) [
|
||||||
|
Execute = 0,
|
||||||
|
NeverExecute = 1
|
||||||
|
],
|
||||||
|
|
||||||
|
/// Privileged execute-never for subsequent tables
|
||||||
|
PXNTable OFFSET(59) NUMBITS(1) [
|
||||||
|
Execute = 0,
|
||||||
|
NeverExecute = 1
|
||||||
|
],
|
||||||
|
|
||||||
|
// In block descriptors
|
||||||
|
|
||||||
|
// OS-specific data
|
||||||
|
OSData OFFSET(55) NUMBITS(4) [],
|
||||||
|
|
||||||
|
// User execute-never
|
||||||
|
UXN OFFSET(54) NUMBITS(1) [
|
||||||
|
Execute = 0,
|
||||||
|
NeverExecute = 1
|
||||||
|
],
|
||||||
|
|
||||||
|
/// Privileged execute-never
|
||||||
|
PXN OFFSET(53) NUMBITS(1) [
|
||||||
|
Execute = 0,
|
||||||
|
NeverExecute = 1
|
||||||
|
],
|
||||||
|
|
||||||
|
// @fixme ?? where is this described
|
||||||
|
CONTIGUOUS OFFSET(52) NUMBITS(1) [
|
||||||
|
False = 0,
|
||||||
|
True = 1
|
||||||
|
],
|
||||||
|
|
||||||
|
// @fixme ?? where is this described
|
||||||
|
DIRTY OFFSET(51) NUMBITS(1) [
|
||||||
|
False = 0,
|
||||||
|
True = 1
|
||||||
|
],
|
||||||
|
|
||||||
|
/// Various address fields, depending on use case
|
||||||
|
LVL2_OUTPUT_ADDR_4KiB OFFSET(21) NUMBITS(27) [], // [47:21]
|
||||||
|
NEXT_LVL_TABLE_ADDR_4KiB OFFSET(12) NUMBITS(36) [], // [47:12]
|
||||||
|
|
||||||
|
// @fixme ?? where is this described
|
||||||
|
NON_GLOBAL OFFSET(11) NUMBITS(1) [
|
||||||
|
False = 0,
|
||||||
|
True = 1
|
||||||
|
],
|
||||||
|
|
||||||
|
/// Access flag
|
||||||
|
AF OFFSET(10) NUMBITS(1) [
|
||||||
|
False = 0,
|
||||||
|
True = 1
|
||||||
|
],
|
||||||
|
|
||||||
|
/// Share-ability field
|
||||||
|
SH OFFSET(8) NUMBITS(2) [
|
||||||
|
OuterShareable = 0b10,
|
||||||
|
InnerShareable = 0b11
|
||||||
|
],
|
||||||
|
|
||||||
|
/// Access Permissions
|
||||||
|
AP OFFSET(6) NUMBITS(2) [
|
||||||
|
RW_EL1 = 0b00,
|
||||||
|
RW_EL1_EL0 = 0b01,
|
||||||
|
RO_EL1 = 0b10,
|
||||||
|
RO_EL1_EL0 = 0b11
|
||||||
|
],
|
||||||
|
|
||||||
|
NS_EL3 OFFSET(5) NUMBITS(1) [],
|
||||||
|
|
||||||
|
/// Memory attributes index into the MAIR_EL1 register
|
||||||
|
AttrIndx OFFSET(2) NUMBITS(3) [],
|
||||||
|
|
||||||
|
TYPE OFFSET(1) NUMBITS(1) [
|
||||||
|
Block = 0,
|
||||||
|
Table = 1
|
||||||
|
],
|
||||||
|
|
||||||
|
VALID OFFSET(0) NUMBITS(1) [
|
||||||
|
False = 0,
|
||||||
|
True = 1
|
||||||
|
]
|
||||||
|
]
|
||||||
|
}
|
||||||
|
|
||||||
|
type EntryFlags = register::FieldValue<u64, TABLE_DESCRIPTOR::Register>;
|
||||||
|
// type EntryRegister = register::LocalRegisterCopy<u64, TABLE_DESCRIPTOR::Register>;
|
||||||
|
|
||||||
|
// Possible mappings:
|
||||||
|
// * TTBR0 pointing to user page global directory
|
||||||
|
// * TTBR0 pointing to user page upper directory (only if mmu is set up differently)
|
||||||
|
// * TTBR1 pointing to kernel page global directory with full physmem access
|
||||||
|
|
||||||
|
/*!
|
||||||
|
* Paging system uses a separate address space in top kernel region (TTBR1) to access
|
||||||
|
* entire physical memory contents.
|
||||||
|
* This mapping is not available to user space (user space uses TTBR0).
|
||||||
|
*
|
||||||
|
* Use the largest possible granule size to map physical memory since we want to use
|
||||||
|
* the least amount of memory for these mappings.
|
||||||
|
*/
|
||||||
|
|
||||||
|
// TTBR0 Page Global Directory
|
||||||
|
|
||||||
|
// Level 0 descriptors can only output the address of a Level 1 table.
|
||||||
|
// Level 3 descriptors cannot point to another table and can only output block addresses.
|
||||||
|
// The format of the table is therefore slightly different for Level 3.
|
||||||
|
//
|
||||||
|
// this means:
|
||||||
|
// - in level 0 page table can be only TableDescriptors
|
||||||
|
// - in level 1,2 page table can be TableDescriptors, Lvl2BlockDescriptors (PageDescriptors)
|
||||||
|
// - in level 3 page table can be only PageDescriptors
|
||||||
|
|
||||||
|
// Level / Types | Table Descriptor | Lvl2BlockDescriptor (PageDescriptor)
|
||||||
|
// --------------+------------------+--------------------------------------
|
||||||
|
// 0 | X | (with 4KiB granule)
|
||||||
|
// 1 | X | X (1GiB range)
|
||||||
|
// 2 | X | X (2MiB range)
|
||||||
|
// 3 | | X (4KiB range) -- called PageDescriptor
|
||||||
|
// encoding actually the same as in Table Descriptor
|
||||||
|
|
||||||
|
// Translation granule affects the size of the block addressed.
|
||||||
|
// Lets use 4KiB granule on RPi3 for simplicity.
|
||||||
|
|
||||||
|
// 1, set 4KiB granule size to use the PGD - we could use 16KiB granule instead?
|
||||||
|
// - need to measure waste level
|
||||||
|
// - but lets stick with 4KiB for now
|
||||||
|
//
|
||||||
|
|
||||||
|
// If I have, for example, Table<Level0> I can get from it N `Table<Level1>` (via impl HierarchicalTable)
|
||||||
|
// From Table<Level1> I can get either `Table<Level2>` (via impl HierarchicalTable) or `BlockDescriptor<Size1GiB>`
|
||||||
|
// From Table<Level2> I can get either `Table<Level3>` (via impl HierarchicalTable) or `BlockDescriptor<Size2MiB>`
|
||||||
|
// From Table<Level3> I can only get `PageDescriptor<Size4KiB>` (because no impl HierarchicalTable exists)
|
||||||
|
|
||||||
|
/// GlobalDirectory [ UpperDirectory entries ]
|
||||||
|
/// UpperDirectory [ PageDirectory | GiantPage ]
|
||||||
|
/// PageDirectory [ PageTable | LargePage ]
|
||||||
|
/// PageTable [ PageFrames ]
|
||||||
|
|
||||||
|
// do those as separate types, then in accessors allow only certain combinations
|
||||||
|
// e.g.
|
||||||
|
// struct UpperDirectoryEntry; // DirectoryEntry<L0>
|
||||||
|
// struct PageDirectoryEntry; // DirectoryEntry<L1>
|
||||||
|
// struct GiantPageFrame; // PageFrame<Size1GiB>
|
||||||
|
// struct PageTableEntry; // DirectoryEntry<L2>
|
||||||
|
// struct LargePageFrame; // PageFrame<Size2MiB>
|
||||||
|
// struct PageFrame; // PageFrame<Size4KiB>
|
||||||
|
|
||||||
|
// enum PageTableEntry { Page(&mut PageDescriptor), Block(&mut BlockDescriptor), Etc(&mut u64), Invalid(&mut u64) }
|
||||||
|
// impl PageTabelEntry { fn new_from_entry_addr(&u64) }
|
||||||
|
// return enum PageTableEntry constructed from table bits in u64
|
||||||
|
|
||||||
|
enum L0Entries {
|
||||||
|
UpperDirectoryEntry,
|
||||||
|
}
|
||||||
|
enum L1Entries {
|
||||||
|
PageDirectoryEntry,
|
||||||
|
GiantPageFrame,
|
||||||
|
}
|
||||||
|
enum L2Entries {
|
||||||
|
PageTableEntry,
|
||||||
|
LargePageFrame,
|
||||||
|
}
|
||||||
|
enum L3Entries {
|
||||||
|
PageFrame,
|
||||||
|
}
|
||||||
|
|
||||||
|
// ----
|
||||||
|
// ----
|
||||||
|
// ---- Table levels
|
||||||
|
// ----
|
||||||
|
// ----
|
||||||
|
|
||||||
|
/// L0 table -- only pointers to L1 tables
|
||||||
|
pub enum L0PageGlobalDirectory {}
|
||||||
|
/// L1 tables -- pointers to L2 tables or giant 1GiB pages
|
||||||
|
pub enum L1PageUpperDirectory {}
|
||||||
|
/// L2 tables -- pointers to L3 tables or huge 2MiB pages
|
||||||
|
pub enum L2PageDirectory {}
|
||||||
|
/// L3 tables -- only pointers to 4/16KiB pages
|
||||||
|
pub enum L3PageTable {}
|
||||||
|
|
||||||
|
/// Shared trait for specific table levels.
|
||||||
|
pub trait TableLevel {}
|
||||||
|
|
||||||
|
/// Shared trait for hierarchical table levels.
|
||||||
|
///
|
||||||
|
/// Specifies what is the next level of page table hierarchy.
|
||||||
|
pub trait HierarchicalLevel: TableLevel {
|
||||||
|
/// Level of the next translation table below this one.
|
||||||
|
type NextLevel: TableLevel;
|
||||||
|
|
||||||
|
// fn translate() -> Directory<NextLevel>;
|
||||||
|
}
|
||||||
|
|
||||||
|
impl TableLevel for L0PageGlobalDirectory {}
|
||||||
|
impl TableLevel for L1PageUpperDirectory {}
|
||||||
|
impl TableLevel for L2PageDirectory {}
|
||||||
|
impl TableLevel for L3PageTable {}
|
||||||
|
|
||||||
|
impl HierarchicalLevel for L0PageGlobalDirectory {
|
||||||
|
type NextLevel = L1PageUpperDirectory;
|
||||||
|
}
|
||||||
|
impl HierarchicalLevel for L1PageUpperDirectory {
|
||||||
|
type NextLevel = L2PageDirectory;
|
||||||
|
}
|
||||||
|
impl HierarchicalLevel for L2PageDirectory {
|
||||||
|
type NextLevel = L3PageTable;
|
||||||
|
}
|
||||||
|
// L3PageTables do not have next level, therefore they are not HierarchicalLevel
|
||||||
|
|
||||||
|
// L0PageGlobalDirectory does not contain pages, so they are not HierarchicalPageLevel
|
||||||
|
impl HierarchicalPageLevel for L1PageUpperDirectory {
|
||||||
|
type PageLevel = Page<Size1GiB>;
|
||||||
|
}
|
||||||
|
impl HierarchicalPageLevel for L2PageDirectory {
|
||||||
|
type PageLevel = Page<Size2MiB>;
|
||||||
|
}
|
||||||
|
impl HierarchicalPageLevel for L3PageTable {
|
||||||
|
type PageLevel = Page<Size4KiB>;
|
||||||
|
}
|
||||||
|
|
||||||
|
// ----
|
||||||
|
// ----
|
||||||
|
// ---- Directory
|
||||||
|
// ----
|
||||||
|
// ----
|
||||||
|
|
||||||
|
// Maximum OA is 48 bits.
|
||||||
|
//
|
||||||
|
// Level 0 table descriptor has Output Address in [47:12] --> level 1 table
|
||||||
|
// Level 0 descriptor cannot be block descriptor.
|
||||||
|
//
|
||||||
|
// Level 1 table descriptor has Output Address in [47:12] --> level 2 table
|
||||||
|
// Level 1 block descriptor has Output Address in [47:30]
|
||||||
|
//
|
||||||
|
// Level 2 table descriptor has Output Address in [47:12] --> level 3 table
|
||||||
|
// Level 2 block descriptor has Output Address in [47:21]
|
||||||
|
//
|
||||||
|
// Level 3 block descriptor has Output Address in [47:12]
|
||||||
|
// Upper Attributes [63:51]
|
||||||
|
// Res0 [50:48]
|
||||||
|
// Lower Attributes [11:2]
|
||||||
|
// 11b [1:0]
|
||||||
|
|
||||||
|
// Each table consists of 2**9 entries
|
||||||
|
const TABLE_BITS: usize = 9;
|
||||||
|
const INDEX_MASK: usize = (1 << TABLE_BITS) - 1;
|
||||||
|
|
||||||
|
static_assert!(INDEX_MASK == 0x1ff);
|
||||||
|
|
||||||
|
// @todo Table in mmu.rs
|
||||||
|
/// MMU address translation table.
|
||||||
|
/// Contains just u64 internally, provides enum interface on top
|
||||||
|
#[repr(C)]
|
||||||
|
#[repr(align(4096))]
|
||||||
|
struct Directory<Level: TableLevel> {
|
||||||
|
entries: [u64; 1 << TABLE_BITS],
|
||||||
|
level: PhantomData<Level>,
|
||||||
|
}
|
||||||
|
|
||||||
|
// Implementation code shared for all levels of page tables
|
||||||
|
impl<Level> Directory<Level>
|
||||||
|
where
|
||||||
|
Level: TableLevel,
|
||||||
|
{
|
||||||
|
/// Construct a zeroed table at given physical location.
|
||||||
|
// unsafe fn at(location: PhysAddr) -> &Self {}
|
||||||
|
|
||||||
|
/// Construct and return zeroed table.
|
||||||
|
fn zeroed() -> Self {
|
||||||
|
Self {
|
||||||
|
entries: [0; 1 << TABLE_BITS],
|
||||||
|
level: PhantomData,
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/// Zero out entire table.
|
||||||
|
pub fn zero(&mut self) {
|
||||||
|
for entry in self.entries.iter_mut() {
|
||||||
|
*entry = 0;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
impl<Level> Index<usize> for Directory<Level>
|
||||||
|
where
|
||||||
|
Level: TableLevel,
|
||||||
|
{
|
||||||
|
type Output = u64;
|
||||||
|
|
||||||
|
fn index(&self, index: usize) -> &Self::Output {
|
||||||
|
&self.entries[index]
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
impl<Level> IndexMut<usize> for Directory<Level>
|
||||||
|
where
|
||||||
|
Level: TableLevel,
|
||||||
|
{
|
||||||
|
fn index_mut(&mut self, index: usize) -> &mut Self::Output {
|
||||||
|
&mut self.entries[index]
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
impl<Level> Directory<Level>
|
||||||
|
where
|
||||||
|
Level: HierarchicalLevel,
|
||||||
|
{
|
||||||
|
fn next_table_address(&self, index: usize) -> Option<usize> {
|
||||||
|
let entry_flags = EntryRegister::new(self[index]);
|
||||||
|
// If table entry has 0b11 mask set, it is a valid table entry.
|
||||||
|
// Address of the following table may be extracted from bits 47:12
|
||||||
|
if entry_flags.matches_all(TABLE_DESCRIPTOR::VALID::True + TABLE_DESCRIPTOR::TYPE::Table) {
|
||||||
|
Some(entry_flags.read(NEXT_LVL_TABLE_ADDR_4KiB) << Page4KiB::SHIFT)
|
||||||
|
} else {
|
||||||
|
None
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
pub fn next_table(&self, index: usize) -> Option<&Table<Level::NextLevel>> {
|
||||||
|
self.next_table_address(index)
|
||||||
|
.map(|address| unsafe { &*(address as *const _) })
|
||||||
|
}
|
||||||
|
|
||||||
|
pub fn next_table_mut(&mut self, index: usize) -> Option<&mut Table<Level::NextLevel>> {
|
||||||
|
self.next_table_address(index)
|
||||||
|
.map(|address| unsafe { &mut *(address as *mut _) })
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
// ----
|
||||||
|
// ----
|
||||||
|
// ---- VirtSpace
|
||||||
|
// ----
|
||||||
|
// ----
|
||||||
|
|
||||||
|
pub struct VirtSpace {
|
||||||
|
l0: Unique<Directory<L0PageGlobalDirectory>>,
|
||||||
|
}
|
||||||
|
|
||||||
|
// translation steps:
|
||||||
|
// l0: upper page directory or Err()
|
||||||
|
// l1: lower page directory or 1Gb aperture or Err()
|
||||||
|
// l2: page table or 2MiB aperture or Err()
|
||||||
|
// l3: 4KiB aperture or Err()
|
||||||
|
|
||||||
|
impl VirtSpace {
|
||||||
|
// Translate translates address all the way down to physical address or error.
|
||||||
|
// On each level there's next_table() fn that resolves to the next level table if possible.
|
||||||
|
pub fn translate(&self, virtual_address: VirtAddr) -> Result<PhysAddr, TranslationError> {
|
||||||
|
// let offset = virtual_address % Self::PageLevel::SIZE as usize; // use the size of the last page?
|
||||||
|
self.translate_page(Self::PageLevel::containing_address(virtual_address))?
|
||||||
|
.map(|frame, offset| frame.start_address() + offset)
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
// pageglobaldirectory.translate() {
|
||||||
|
// get page index <- generic over page level (xx << (10 + (3 - level) * 9))
|
||||||
|
// return page[index]?.translate(rest);
|
||||||
|
// }
|
||||||
|
|
||||||
|
#[cfg(test)]
|
||||||
|
mod tests {
|
||||||
|
use super::*;
|
||||||
|
|
||||||
|
#[test_case]
|
||||||
|
fn table_construction() {
|
||||||
|
let mut level0_table = Directory::<L0PageGlobalDirectory>::zeroed();
|
||||||
|
let level1_table = Directory::<L1PageUpperDirectory>::zeroed();
|
||||||
|
let level2_table = Directory::<L2PageDirectory>::zeroed();
|
||||||
|
let level3_table = Directory::<L3PageTable>::zeroed();
|
||||||
|
|
||||||
|
assert!(level0_table.next_table_address(0).is_none());
|
||||||
|
|
||||||
|
// Make entry map to a level1 table
|
||||||
|
level0_table[0] = EntryFlags::from(
|
||||||
|
TABLE_DESCRIPTOR::VALID::True
|
||||||
|
+ TABLE_DESCRIPTOR::TYPE::Table
|
||||||
|
+ TABLE_DESCRIPTOR::NEXT_LVL_TABLE_ADDR_4KiB.val(0x424242),
|
||||||
|
)
|
||||||
|
.into();
|
||||||
|
|
||||||
|
assert!(level0_table.next_table_address(0).is_some());
|
||||||
|
|
||||||
|
let addr = level0_table.next_table_address(0).unwrap();
|
||||||
|
assert_eq!(addr, (0x424242 << 12));
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
@ -11,13 +11,13 @@ use {
|
||||||
};
|
};
|
||||||
|
|
||||||
mod addr;
|
mod addr;
|
||||||
pub mod mmu;
|
// pub mod mmu;
|
||||||
mod features;
|
mod features;
|
||||||
mod phys_frame;
|
mod phys_frame;
|
||||||
mod virt_page;
|
mod virt_page;
|
||||||
|
|
||||||
pub mod mmu_experimental;
|
pub mod mmu2;
|
||||||
pub use mmu_experimental::*;
|
pub use mmu2::*;
|
||||||
|
|
||||||
// mod area_frame_allocator;
|
// mod area_frame_allocator;
|
||||||
// pub use self::area_frame_allocator::AreaFrameAllocator;
|
// pub use self::area_frame_allocator::AreaFrameAllocator;
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue