metta-systems
/
vesper
1
1
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

Clean up comments

This commit is contained in:
Berkus Decker 2019-02-24 12:28:15 +02:00
parent f42a3879cc
commit 1ea5e0a08b
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
src/platform/mailbox.rs
View File

@ -7,18 +7,19 @@ use core::ops::Deref;
use core::sync::atomic::{compiler_fence, Ordering}; use core::sync::atomic::{compiler_fence, Ordering};
use register::mmio::*; use register::mmio::*;
// Public interface to the mailbox // Public interface to the mailbox.
// The address for the buffer needs to be 16-byte aligned
// so that the VideoCore can handle it properly.
// The reason is that lowest 4 bits of the address will contain the channel number.
#[repr(C)] #[repr(C)]
#[repr(align(16))] #[repr(align(16))]
pub struct Mailbox { pub struct Mailbox {
// The address for the buffer needs to be 16-byte aligned
// so that the VideoCore can handle it properly.
pub buffer: [u32; 36], pub buffer: [u32; 36],
} }
// Identity mapped first 1Gb by u-boot // Identity mapped first 1Gb by u-boot
const MAILBOX_BASE: u32 = BcmHost::get_peripheral_address() + 0xb880; const MAILBOX_BASE: u32 = BcmHost::get_peripheral_address() + 0xb880;
/* Lower 4-bits are channel ID */ // Lowest 4-bits are channel ID.
const CHANNEL_MASK: u32 = 0xf; const CHANNEL_MASK: u32 = 0xf;
// Mailbox Peek Read/Write Status Sender Config // Mailbox Peek Read/Write Status Sender Config