berkus
/
topola
mirror of https://codeberg.org/topola/topola.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test: Add 3x4_tactswitch_ir_remote test, without test routines yet as usual

This commit is contained in:
Mikolaj Wielgus 2025-11-24 01:53:24 +01:00
parent 00e3bb87bf
commit 06d135efa7
7 changed files with 18397 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3656
tests/multilayer/3x4_tactswitch_ir_remote/3x4_tactswitch_ir_remote Normal file
View File

File diff suppressed because it is too large Load Diff

573
tests/multilayer/3x4_tactswitch_ir_remote/3x4_tactswitch_ir_remote.dsn Normal file
View File

@ -0,0 +1,573 @@
(pcb "/home/mikolaj/proj/topola/tests/multilayer/3x4_tactswitch_ir_remote/3x4_tactswitch_ir_remote-backups/3x4_tactswitch_ir_remote.dsn"
(parser
(string_quote ")
(space_in_quoted_tokens on)
(host_cad "KiCad's Pcbnew")
(host_version "9.0.2")
)
(resolution um 10)
(unit um)
(structure
(layer F.Cu
(type signal)
(property
(index 0)
)
)
(layer B.Cu
(type signal)
(property
(index 1)
)
)
(boundary
(path pcb 0 175260 -111760 140970 -111760 140970 -63500 175260 -63500
175260 -111760)
)
(keepout "" (polygon signal 0 142704 -108594 142482 -108645 142272 -108734 142082 -108860
141917 -109018 141783 -109202 141684 -109408 141623 -109628
141602 -109855 141623 -110082 141684 -110302 141783 -110508
141917 -110692 142082 -110850 142272 -110976 142482 -111065
142704 -111116 142932 -111126 143158 -111096 143375 -111025
143576 -110917 143754 -110775 143905 -110603 144022 -110407
144102 -110194 144142 -109969 144145 -109855 144142 -109741
144102 -109516 144022 -109303 143905 -109107 143754 -108935
143576 -108793 143375 -108685 143158 -108614 142932 -108584
142704 -108594))
(keepout "" (polygon signal 0 173184 -108594 172962 -108645 172752 -108734 172562 -108860
172397 -109018 172263 -109202 172164 -109408 172103 -109628
172082 -109855 172103 -110082 172164 -110302 172263 -110508
172397 -110692 172562 -110850 172752 -110976 172962 -111065
173184 -111116 173412 -111126 173638 -111096 173855 -111025
174056 -110917 174234 -110775 174385 -110603 174502 -110407
174582 -110194 174622 -109969 174625 -109855 174622 -109741
174582 -109516 174502 -109303 174385 -109107 174234 -108935
174056 -108793 173855 -108685 173638 -108614 173412 -108584
173184 -108594))
(keepout "" (polygon signal 0 142704 -64144 142482 -64194.7 142272 -64284.4 142082 -64410.1
141917 -64567.7 141783 -64752.3 141684 -64957.9 141623 -65177.8
141602 -65405 141623 -65632.2 141684 -65852.1 141783 -66057.7
141917 -66242.3 142082 -66399.9 142272 -66525.6 142482 -66615.3
142704 -66666 142932 -66676.3 143158 -66645.7 143375 -66575.2
143576 -66467.1 143754 -66324.8 143905 -66153 144022 -65957.1
144102 -65743.6 144142 -65519.1 144145 -65405 144142 -65290.9
144102 -65066.4 144022 -64852.9 143905 -64657 143754 -64485.2
143576 -64342.9 143375 -64234.8 143158 -64164.3 142932 -64133.7
142704 -64144))
(keepout "" (polygon signal 0 173184 -64144 172962 -64194.7 172752 -64284.4 172562 -64410.1
172397 -64567.7 172263 -64752.3 172164 -64957.9 172103 -65177.8
172082 -65405 172103 -65632.2 172164 -65852.1 172263 -66057.7
172397 -66242.3 172562 -66399.9 172752 -66525.6 172962 -66615.3
173184 -66666 173412 -66676.3 173638 -66645.7 173855 -66575.2
174056 -66467.1 174234 -66324.8 174385 -66153 174502 -65957.1
174582 -65743.6 174622 -65519.1 174625 -65405 174622 -65290.9
174582 -65066.4 174502 -64852.9 174385 -64657 174234 -64485.2
174056 -64342.9 173855 -64234.8 173638 -64164.3 173412 -64133.7
173184 -64144))
(via "Via[0-1]_600:300_um")
(rule
(width 200)
(clearance 200)
(clearance 50 (type smd_smd))
)
)
(placement
(component Button_Switch_THT:SW_PUSH_6mm
(place SW4 144780.000000 -76200.000000 front 0.000000 (PN SW_Push))
(place SW2 154940.000000 -68580.000000 front 0.000000 (PN SW_Push))
(place SW7 144780.000000 -83820.000000 front 0.000000 (PN SW_Push))
(place SW10 144780.000000 -91440.000000 front 0.000000 (PN SW_Push))
(place SW12 165100.000000 -91440.000000 front 0.000000 (PN SW_Push))
(place SW5 154940.000000 -76200.000000 front 0.000000 (PN SW_Push))
(place SW9 165100.000000 -83820.000000 front 0.000000 (PN SW_Push))
(place SW8 154940.000000 -83820.000000 front 0.000000 (PN SW_Push))
(place SW3 165100.000000 -68580.000000 front 0.000000 (PN SW_Push))
(place SW1 144780.000000 -68580.000000 front 0.000000 (PN SW_Push))
(place SW6 165100.000000 -76200.000000 front 0.000000 (PN SW_Push))
(place SW11 154940.000000 -91440.000000 front 0.000000 (PN SW_Push))
)
(component Capacitor_SMD:C_0603_1608Metric
(place C3 151765.000000 -102235.000000 front 90.000000 (PN 100n))
)
(component LED_THT:LED_D3.0mm_Horizontal_O1.27mm_Z2.0mm_IRBlack
(place D1 159385.000000 -65405.000000 front 180.000000 (PN IR204A))
)
(component Capacitor_SMD:C_0603_1608Metric::1
(place C2 149365.000000 -100965.000000 front 0.000000 (PN 22p))
(place C1 149365.000000 -107315.000000 front 0.000000 (PN 22p))
)
(component "Crystal:Crystal_SMD_0603-4Pin_6.0x3.5mm"
(place Y1 147320.000000 -104140.000000 front 180.000000 (PN Crystal_GND23))
)
(component Connector_PinHeader_2.00mm:PinHeader_2x03_P2.00mm_Vertical
(place J2 170910.000000 -104775.000000 front -90.000000 (PN Conn_01x06_Pin))
)
(component Resistor_SMD:R_0603_1608Metric_Pad0.98x0.95mm_HandSolder
(place R1 162560.000000 -65405.000000 front 0.000000 (PN 220))
)
(component "Capacitor_Tantalum_SMD:CP_EIA-7343-31_Kemet-D"
(place C4 168220.000000 -100330.000000 front 180.000000 (PN 470u))
)
(component "Package_QFP:TQFP-32_7x7mm_P0.8mm"
(place U1 158020.000000 -103740.000000 front 0.000000 (PN "ATmega328P-AU"))
)
)
(library
(image Button_Switch_THT:SW_PUSH_6mm
(outline (path signal 120 -250 -1500 -250 -3000))
(outline (path signal 120 1000 -5500 5500 -5500))
(outline (path signal 120 5500 1000 1000 1000))
(outline (path signal 120 6750 -3000 6750 -1500))
(outline (path signal 50 -1500 1500 -1250 1500))
(outline (path signal 50 -1500 1250 -1500 1500))
(outline (path signal 50 -1500 -5750 -1500 1250))
(outline (path signal 50 -1500 -5750 -1500 -6000))
(outline (path signal 50 -1500 -6000 -1250 -6000))
(outline (path signal 50 -1250 1500 7750 1500))
(outline (path signal 50 7750 1500 8000 1500))
(outline (path signal 50 7750 -6000 -1250 -6000))
(outline (path signal 50 7750 -6000 8000 -6000))
(outline (path signal 50 8000 1500 8000 1250))
(outline (path signal 50 8000 1250 8000 -5750))
(outline (path signal 50 8000 -6000 8000 -5750))
(outline (path signal 100 250 750 3250 750))
(outline (path signal 100 250 -5250 250 750))
(outline (path signal 100 3250 750 6250 750))
(outline (path signal 100 6250 750 6250 -5250))
(outline (path signal 100 6250 -5250 250 -5250))
(outline (path signal 100 5265.56 -2250 5246.79 -2524.45 5190.82 -2793.79 5098.7 -3053
4972.14 -3297.26 4813.5 -3522 4625.73 -3723.05 4412.34 -3896.66
4177.29 -4039.59 3924.97 -4149.19 3660.08 -4223.41 3387.55 -4260.86
3112.45 -4260.86 2839.92 -4223.41 2575.03 -4149.19 2322.71 -4039.59
2087.66 -3896.66 1874.27 -3723.05 1686.5 -3522 1527.86 -3297.26
1401.3 -3053 1309.18 -2793.79 1253.21 -2524.45 1234.44 -2250
1253.21 -1975.55 1309.18 -1706.21 1401.3 -1447 1527.86 -1202.74
1686.5 -978.002 1874.27 -776.953 2087.66 -603.345 2322.71 -460.411
2575.03 -350.813 2839.92 -276.593 3112.45 -239.135 3387.55 -239.135
3660.08 -276.593 3924.97 -350.813 4177.29 -460.411 4412.34 -603.345
4625.73 -776.953 4813.5 -978.002 4972.14 -1202.74 5098.7 -1447
5190.82 -1706.21 5246.79 -1975.55 5265.56 -2250))
(pin Round[A]Pad_2000.000000_um (rotate 90) 1 0 0)
(pin Round[A]Pad_2000.000000_um (rotate 90) 1@1 6500 0)
(pin Round[A]Pad_2000.000000_um (rotate 90) 2 0 -4500)
(pin Round[A]Pad_2000.000000_um (rotate 90) 2@1 6500 -4500)
)
(image Capacitor_SMD:C_0603_1608Metric
(outline (path signal 120 -140.58 510 140.58 510))
(outline (path signal 120 -140.58 -510 140.58 -510))
(outline (path signal 50 1480 730 1480 -730))
(outline (path signal 50 -1480 730 1480 730))
(outline (path signal 50 1480 -730 -1480 -730))
(outline (path signal 50 -1480 -730 -1480 730))
(outline (path signal 100 800 400 800 -400))
(outline (path signal 100 -800 400 800 400))
(outline (path signal 100 800 -400 -800 -400))
(outline (path signal 100 -800 -400 -800 400))
(pin RoundRect[T]Pad_900.000000x950.000000_225.856000_um_0.000000_0 1 -775 0)
(pin RoundRect[T]Pad_900.000000x950.000000_225.856000_um_0.000000_0 2 775 0)
)
(image LED_THT:LED_D3.0mm_Horizontal_O1.27mm_Z2.0mm_IRBlack
(outline (path signal 120 3230 -2330 2830 -2330))
(outline (path signal 120 3230 -1210 3230 -2330))
(outline (path signal 120 2830 -2330 2830 -1210))
(outline (path signal 120 2830 -1210 3230 -1210))
(outline (path signal 120 2830 -1210 2830 -5070))
(outline (path signal 120 2540 -1210 2540 -1210))
(outline (path signal 120 2540 -1210 2540 -1080))
(outline (path signal 120 2540 -1080 2540 -1210))
(outline (path signal 120 2540 -1080 2540 -1080))
(outline (path signal 120 0 -1210 0 -1210))
(outline (path signal 120 0 -1210 0 -1080))
(outline (path signal 120 0 -1080 0 -1210))
(outline (path signal 120 0 -1080 0 -1080))
(outline (path signal 120 -290 -1210 2830 -1210))
(outline (path signal 120 -290 -1210 -290 -5070))
(outline (path signal 0 909.516 -6649.38 678.148 -6578.02 460 -6472.96 259.947 -6336.57
82.456 -6171.88 -68.507 -5982.58 -189.57 -5772.89 -278.028 -5547.5
-331.906 -5311.45 -350 -5070 -345.433 -5070 -345.433 -5047.04
-312.961 -5014.57 -267.039 -5014.57 -234.567 -5047.04 -234.567 -5070
-230 -5070 -211.533 -5304.65 -156.585 -5533.52 -66.51 -5750.99
56.475 -5951.68 209.34 -6130.66 388.322 -6283.52 589.014 -6406.51
806.475 -6496.59 1035.35 -6551.53 1270 -6570 1504.65 -6551.53
1733.53 -6496.59 1950.99 -6406.51 2151.68 -6283.52 2330.66 -6130.66
2483.53 -5951.68 2606.51 -5750.99 2696.59 -5533.52 2751.53 -5304.65
2770 -5070 2774.57 -5070 2774.57 -5047.04 2807.04 -5014.57
2852.96 -5014.57 2885.43 -5047.04 2885.43 -5070 2890 -5070
2871.91 -5311.45 2818.03 -5547.5 2729.57 -5772.89 2608.51 -5982.58
2457.54 -6171.88 2280.05 -6336.57 2080 -6472.96 1861.85 -6578.02
1630.48 -6649.38 1391.06 -6685.47 1148.94 -6685.47))
(outline (path signal 50 3750 -6880 3750 1210))
(outline (path signal 50 3750 1210 -1210 1210))
(outline (path signal 50 -1210 -6880 3750 -6880))
(outline (path signal 50 -1210 1210 -1210 -6880))
(outline (path signal 100 3170 -2270 2770 -2270))
(outline (path signal 100 3170 -1270 3170 -2270))
(outline (path signal 100 2770 -2270 2770 -1270))
(outline (path signal 100 2770 -1270 3170 -1270))
(outline (path signal 100 2770 -1270 2770 -5070))
(outline (path signal 100 2540 -1270 2540 -1270))
(outline (path signal 100 2540 -1270 2540 0))
(outline (path signal 100 2540 0 2540 -1270))
(outline (path signal 100 2540 0 2540 0))
(outline (path signal 100 0 -1270 0 -1270))
(outline (path signal 100 0 -1270 0 0))
(outline (path signal 100 0 0 0 -1270))
(outline (path signal 100 0 0 0 0))
(outline (path signal 100 -230 -1270 2770 -1270))
(outline (path signal 100 -230 -1270 -230 -5070))
(outline (path signal 0 925.093 -6581.14 703.721 -6512.85 495 -6412.34 303.591 -6281.84
133.77 -6124.27 -10.67 -5943.15 -126.502 -5742.52 -211.138 -5526.87
-262.688 -5301.02 -280 -5070 -276.194 -5070 -276.194 -5050.87
-249.134 -5023.81 -210.866 -5023.81 -183.806 -5050.87 -183.806 -5070
-180 -5070 -162.148 -5296.83 -109.032 -5518.07 -21.959 -5728.29
96.925 -5922.29 244.695 -6095.31 417.711 -6243.07 611.714 -6361.96
821.925 -6449.03 1043.17 -6502.15 1270 -6520 1496.83 -6502.15
1718.08 -6449.03 1928.29 -6361.96 2122.29 -6243.07 2295.3 -6095.31
2443.07 -5922.29 2561.96 -5728.29 2649.03 -5518.07 2702.15 -5296.83
2720 -5070 2723.81 -5070 2723.81 -5050.87 2750.87 -5023.81
2789.13 -5023.81 2816.19 -5050.87 2816.19 -5070 2820 -5070
2802.69 -5301.02 2751.14 -5526.87 2666.5 -5742.52 2550.67 -5943.15
2406.23 -6124.27 2236.41 -6281.84 2045 -6412.34 1836.28 -6512.85
1614.91 -6581.14 1385.83 -6615.67 1154.17 -6615.67))
(pin Rect[A]Pad_1800.000000x1800.000000_um 1 0 0)
(pin Round[A]Pad_1800.000000_um 2 2540 0)
)
(image Capacitor_SMD:C_0603_1608Metric::1
(outline (path signal 120 -140.58 510 140.58 510))
(outline (path signal 120 -140.58 -510 140.58 -510))
(outline (path signal 50 -1480 730 1480 730))
(outline (path signal 50 -1480 -730 -1480 730))
(outline (path signal 50 1480 730 1480 -730))
(outline (path signal 50 1480 -730 -1480 -730))
(outline (path signal 100 -800 400 800 400))
(outline (path signal 100 -800 -400 -800 400))
(outline (path signal 100 800 400 800 -400))
(outline (path signal 100 800 -400 -800 -400))
(pin RoundRect[T]Pad_900.000000x950.000000_225.856000_um_0.000000_0 1 -775 0)
(pin RoundRect[T]Pad_900.000000x950.000000_225.856000_um_0.000000_0 2 775 0)
)
(image "Crystal:Crystal_SMD_0603-4Pin_6.0x3.5mm"
(outline (path signal 120 -3360 -2160 3360 -2160))
(outline (path signal 120 -3360 2160 -3360 -2160))
(outline (path signal 100 -400 0 -382.229 117.902 -330.496 225.328 -249.396 312.733
-146.136 372.349 -29.892 398.882 89.008 389.971 200 346.41
293.221 272.069 360.388 173.553 395.532 59.617 395.532 -59.617
360.388 -173.553 293.221 -272.069 200 -346.41 89.008 -389.971
-29.892 -398.882 -146.136 -372.349 -249.396 -312.733 -330.496 -225.328
-382.229 -117.902 -400 0))
(outline (path signal 50 -3500 2250 3500 2250 3500 -2250 -3500 -2250))
(pin RoundRect[T]Pad_1800.000000x1400.000000_250.950000_um_0.000000_0 1 -2200 -1200)
(pin RoundRect[T]Pad_1800.000000x1400.000000_250.950000_um_0.000000_0 2 2200 -1200)
(pin RoundRect[T]Pad_1800.000000x1400.000000_250.950000_um_0.000000_0 3 2200 1200)
(pin RoundRect[T]Pad_1800.000000x1400.000000_250.950000_um_0.000000_0 4 -2200 1200)
)
(image Connector_PinHeader_2.00mm:PinHeader_2x03_P2.00mm_Vertical
(outline (path signal 120 -1110 -5110 3110 -5110))
(outline (path signal 120 -1110 -1000 -1110 -5110))
(outline (path signal 120 -1110 -1000 1000 -1000))
(outline (path signal 120 1000 -1000 1000 1110))
(outline (path signal 120 -1110 0 -1110 1110))
(outline (path signal 120 -1110 1110 0 1110))
(outline (path signal 120 1000 1110 3110 1110))
(outline (path signal 120 3110 1110 3110 -5110))
(outline (path signal 50 -1500 -5500 3500 -5500))
(outline (path signal 50 3500 -5500 3500 1500))
(outline (path signal 50 -1500 1500 -1500 -5500))
(outline (path signal 50 3500 1500 -1500 1500))
(outline (path signal 100 -1000 -5000 -1000 0))
(outline (path signal 100 3000 -5000 -1000 -5000))
(outline (path signal 100 -1000 0 0 1000))
(outline (path signal 100 0 1000 3000 1000))
(outline (path signal 100 3000 1000 3000 -5000))
(pin Rect[A]Pad_1350.000000x1350.000000_um 1 0 0)
(pin Round[A]Pad_1350.000000_um 2 2000 0)
(pin Round[A]Pad_1350.000000_um 3 0 -2000)
(pin Round[A]Pad_1350.000000_um 4 2000 -2000)
(pin Round[A]Pad_1350.000000_um 5 0 -4000)
(pin Round[A]Pad_1350.000000_um 6 2000 -4000)
)
(image Resistor_SMD:R_0603_1608Metric_Pad0.98x0.95mm_HandSolder
(outline (path signal 120 -254.724 522.5 254.724 522.5))
(outline (path signal 120 -254.724 -522.5 254.724 -522.5))
(outline (path signal 50 -1650 730 1650 730))
(outline (path signal 50 -1650 -730 -1650 730))
(outline (path signal 50 1650 730 1650 -730))
(outline (path signal 50 1650 -730 -1650 -730))
(outline (path signal 100 -800 412.5 800 412.5))
(outline (path signal 100 -800 -412.5 -800 412.5))
(outline (path signal 100 800 412.5 800 -412.5))
(outline (path signal 100 800 -412.5 -800 -412.5))
(pin RoundRect[T]Pad_975.000000x950.000000_238.404000_um_0.000000_0 1 -912.5 0)
(pin RoundRect[T]Pad_975.000000x950.000000_238.404000_um_0.000000_0 2 912.5 0)
)
(image "Capacitor_Tantalum_SMD:CP_EIA-7343-31_Kemet-D"
(outline (path signal 120 3650 2260 -4415 2260))
(outline (path signal 120 -4415 -2260 3650 -2260))
(outline (path signal 120 -4415 2260 -4415 -2260))
(outline (path signal 50 4410 -2400 -4410 -2400))
(outline (path signal 50 4410 2400 4410 -2400))
(outline (path signal 50 -4410 -2400 -4410 2400))
(outline (path signal 50 -4410 2400 4410 2400))
(outline (path signal 100 3650 -2150 3650 2150))
(outline (path signal 100 3650 2150 -2650 2150))
(outline (path signal 100 -2650 2150 -3650 1150))
(outline (path signal 100 -3650 -2150 3650 -2150))
(outline (path signal 100 -3650 1150 -3650 -2150))
(pin RoundRect[T]Pad_2070.000000x2590.000000_250.951000_um_0.000000_0 1 -3120 0)
(pin RoundRect[T]Pad_2070.000000x2590.000000_250.951000_um_0.000000_0 2 3120 0)
)
(image "Package_QFP:TQFP-32_7x7mm_P0.8mm"
(outline (path signal 120 -3610 3610 -3610 3335))
(outline (path signal 120 -3610 -3610 -3610 -3335))
(outline (path signal 120 -3335 3610 -3610 3610))
(outline (path signal 120 -3335 -3610 -3610 -3610))
(outline (path signal 120 3335 3610 3610 3610))
(outline (path signal 120 3335 -3610 3610 -3610))
(outline (path signal 120 3610 3610 3610 3335))
(outline (path signal 120 3610 -3610 3610 -3335))
(outline (path signal 50 -5150 3330 -3750 3330))
(outline (path signal 50 -5150 -3330 -5150 3330))
(outline (path signal 50 -3750 3750 -3330 3750))
(outline (path signal 50 -3750 3330 -3750 3750))
(outline (path signal 50 -3750 -3330 -5150 -3330))
(outline (path signal 50 -3750 -3750 -3750 -3330))
(outline (path signal 50 -3330 5150 3330 5150))
(outline (path signal 50 -3330 3750 -3330 5150))
(outline (path signal 50 -3330 -3750 -3750 -3750))
(outline (path signal 50 -3330 -5150 -3330 -3750))
(outline (path signal 50 3330 5150 3330 3750))
(outline (path signal 50 3330 3750 3750 3750))
(outline (path signal 50 3330 -3750 3330 -5150))
(outline (path signal 50 3330 -5150 -3330 -5150))
(outline (path signal 50 3750 3750 3750 3330))
(outline (path signal 50 3750 3330 5150 3330))
(outline (path signal 50 3750 -3330 3750 -3750))
(outline (path signal 50 3750 -3750 3330 -3750))
(outline (path signal 50 5150 3330 5150 -3330))
(outline (path signal 50 5150 -3330 3750 -3330))
(outline (path signal 100 -3500 2500 -2500 3500))
(outline (path signal 100 -3500 -3500 -3500 2500))
(outline (path signal 100 -2500 3500 3500 3500))
(outline (path signal 100 3500 3500 3500 -3500))
(outline (path signal 100 3500 -3500 -3500 -3500))
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 1 -4162.5 2800)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 2 -4162.5 2000)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 3 -4162.5 1200)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 4 -4162.5 400)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 5 -4162.5 -400)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 6 -4162.5 -1200)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 7 -4162.5 -2000)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 8 -4162.5 -2800)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 9 -2800 -4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 10 -2000 -4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 11 -1200 -4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 12 -400 -4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 13 400 -4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 14 1200 -4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 15 2000 -4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 16 2800 -4162.5)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 17 4162.5 -2800)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 18 4162.5 -2000)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 19 4162.5 -1200)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 20 4162.5 -400)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 21 4162.5 400)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 22 4162.5 1200)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 23 4162.5 2000)
(pin RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0 24 4162.5 2800)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 25 2800 4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 26 2000 4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 27 1200 4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 28 400 4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 29 -400 4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 30 -1200 4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 31 -2000 4162.5)
(pin RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0 32 -2800 4162.5)
)
(padstack Round[A]Pad_1350.000000_um
(shape (circle F.Cu 1350))
(shape (circle B.Cu 1350))
(attach off)
)
(padstack Round[A]Pad_1800.000000_um
(shape (circle F.Cu 1800))
(shape (circle B.Cu 1800))
(attach off)
)
(padstack Round[A]Pad_2000.000000_um
(shape (circle F.Cu 2000))
(shape (circle B.Cu 2000))
(attach off)
)
(padstack RoundRect[T]Pad_2070.000000x2590.000000_250.951000_um_0.000000_0
(shape (polygon F.Cu 0 -1035.95 1045 -1016.85 1141.04 -962.449 1222.45 -881.035 1276.85
-784.999 1295.95 785 1295.95 881.035 1276.85 962.449 1222.45
1016.85 1141.04 1035.95 1045 1035.95 -1045 1016.85 -1141.04
962.449 -1222.45 881.035 -1276.85 784.999 -1295.95 -785 -1295.95
-881.035 -1276.85 -962.449 -1222.45 -1016.85 -1141.04 -1035.95 -1045
-1035.95 1045))
(attach off)
)
(padstack RoundRect[T]Pad_550.000000x1475.000000_138.023000_um_0.000000_0
(shape (polygon F.Cu 0 -275.523 600 -265.017 652.819 -235.097 697.597 -190.319 727.517
-137.499 738.022 137.5 738.023 190.319 727.517 235.097 697.597
265.017 652.819 275.522 599.999 275.523 -600 265.017 -652.819
235.097 -697.597 190.319 -727.517 137.499 -738.022 -137.5 -738.023
-190.319 -727.517 -235.097 -697.597 -265.017 -652.819 -275.522 -599.999
-275.523 600))
(attach off)
)
(padstack RoundRect[T]Pad_900.000000x950.000000_225.856000_um_0.000000_0
(shape (polygon F.Cu 0 -450.856 250 -433.664 336.431 -384.704 409.704 -311.431 458.664
-225 475.856 225 475.856 311.431 458.664 384.704 409.704
433.664 336.431 450.856 250 450.856 -250 433.664 -336.431
384.704 -409.704 311.431 -458.664 225 -475.856 -225 -475.856
-311.431 -458.664 -384.704 -409.704 -433.664 -336.431 -450.856 -250
-450.856 250))
(attach off)
)
(padstack RoundRect[T]Pad_975.000000x950.000000_238.404000_um_0.000000_0
(shape (polygon F.Cu 0 -488.404 237.5 -470.257 328.733 -418.577 406.077 -341.233 457.757
-250 475.904 250 475.904 341.233 457.757 418.577 406.077
470.257 328.733 488.404 237.5 488.404 -237.5 470.257 -328.733
418.577 -406.077 341.233 -457.757 250 -475.904 -250 -475.904
-341.233 -457.757 -418.577 -406.077 -470.257 -328.733 -488.404 -237.5
-488.404 237.5))
(attach off)
)
(padstack RoundRect[T]Pad_1475.000000x550.000000_138.023000_um_0.000000_0
(shape (polygon F.Cu 0 -738.023 137.5 -727.517 190.319 -697.597 235.097 -652.819 265.017
-599.999 275.522 600 275.523 652.819 265.017 697.597 235.097
727.517 190.319 738.022 137.499 738.023 -137.5 727.517 -190.319
697.597 -235.097 652.819 -265.017 599.999 -275.522 -600 -275.523
-652.819 -265.017 -697.597 -235.097 -727.517 -190.319 -738.022 -137.499
-738.023 137.5))
(attach off)
)
(padstack RoundRect[T]Pad_1800.000000x1400.000000_250.950000_um_0.000000_0
(shape (polygon F.Cu 0 -900.951 450.001 -881.849 546.035 -827.449 627.449 -746.035 681.849
-650.001 700.951 650.001 700.951 746.035 681.849 827.449 627.449
881.849 546.035 900.951 450.001 900.951 -450.001 881.849 -546.035
827.449 -627.449 746.035 -681.849 650.001 -700.951 -650.001 -700.951
-746.035 -681.849 -827.449 -627.449 -881.849 -546.035 -900.951 -450.001
-900.951 450.001))
(attach off)
)
(padstack Rect[A]Pad_1350.000000x1350.000000_um
(shape (rect F.Cu -675 -675 675 675))
(shape (rect B.Cu -675 -675 675 675))
(attach off)
)
(padstack Rect[A]Pad_1800.000000x1800.000000_um
(shape (rect F.Cu -900 -900 900 900))
(shape (rect B.Cu -900 -900 900 900))
(attach off)
)
(padstack "Via[0-1]_600:300_um"
(shape (circle F.Cu 600))
(shape (circle B.Cu 600))
(attach off)
)
)
(network
(net GND
(pins C3-2 C2-1 Y1-2 Y1-3 J2-6 R1-2 C4-2 U1-3 U1-5 U1-21 C1-1)
)
(net "Net-(U1-XTAL2{slash}PB7)"
(pins Y1-4 U1-8 C1-2)
)
(net "Net-(U1-XTAL1{slash}PB6)"
(pins C2-2 Y1-1 U1-7)
)
(net +5V
(pins C3-1 J2-1 C4-1 U1-4 U1-6 U1-18 U1-20)
)
(net "Net-(D1-A)"
(pins D1-2 U1-30)
)
(net "Net-(D1-K)"
(pins D1-1 R1-1)
)
(net /MOSI
(pins J2-3 U1-15)
)
(net /RESET
(pins J2-2 U1-29)
)
(net /MISO
(pins J2-4 U1-16)
)
(net /SCK
(pins J2-5 U1-17)
)
(net /COL0
(pins SW4-2 SW4-2@1 SW7-2 SW7-2@1 SW10-2 SW10-2@1 SW1-2 SW1-2@1 U1-12)
)
(net /ROW0
(pins SW2-1 SW2-1@1 SW3-1 SW3-1@1 SW1-1 SW1-1@1 U1-23)
)
(net /COL1
(pins SW2-2 SW2-2@1 SW5-2 SW5-2@1 SW8-2 SW8-2@1 U1-13 SW11-2 SW11-2@1)
)
(net /COL2
(pins SW12-2 SW12-2@1 SW9-2 SW9-2@1 SW3-2 SW3-2@1 SW6-2 SW6-2@1 U1-14)
)
(net /ROW1
(pins SW4-1 SW4-1@1 SW5-1 SW5-1@1 SW6-1 SW6-1@1 U1-24)
)
(net /ROW2
(pins SW7-1 SW7-1@1 SW9-1 SW9-1@1 SW8-1 SW8-1@1 U1-25)
)
(net /ROW3
(pins SW10-1 SW10-1@1 SW12-1 SW12-1@1 U1-26 SW11-1 SW11-1@1)
)
(net "unconnected-(U1-PD6-Pad10)"
(pins U1-10)
)
(net "unconnected-(U1-ADC6-Pad19)"
(pins U1-19)
)
(net "unconnected-(U1-PD3-Pad1)"
(pins U1-1)
)
(net "unconnected-(U1-PD2-Pad32)"
(pins U1-32)
)
(net "unconnected-(U1-PD1-Pad31)"
(pins U1-31)
)
(net "unconnected-(U1-PD7-Pad11)"
(pins U1-11)
)
(net "unconnected-(U1-PD4-Pad2)"
(pins U1-2)
)
(net "unconnected-(U1-PC4-Pad27)"
(pins U1-27)
)
(net "unconnected-(U1-PD5-Pad9)"
(pins U1-9)
)
(net "unconnected-(U1-PC5-Pad28)"
(pins U1-28)
)
(net "unconnected-(U1-ADC7-Pad22)"
(pins U1-22)
)
(class kicad_default +5V /COL0 /COL1 /COL2 /MISO /MOSI /RESET /ROW0 /ROW1
/ROW2 /ROW3 /SCK GND "Net-(D1-A)" "Net-(D1-K)" "Net-(U1-XTAL1{slash}PB6)"
"Net-(U1-XTAL2{slash}PB7)" "unconnected-(U1-ADC6-Pad19)" "unconnected-(U1-ADC7-Pad22)"
"unconnected-(U1-PC4-Pad27)" "unconnected-(U1-PC5-Pad28)" "unconnected-(U1-PD1-Pad31)"
"unconnected-(U1-PD2-Pad32)" "unconnected-(U1-PD3-Pad1)" "unconnected-(U1-PD4-Pad2)"
"unconnected-(U1-PD5-Pad9)" "unconnected-(U1-PD6-Pad10)" "unconnected-(U1-PD7-Pad11)"
(circuit
(use_via "Via[0-1]_600:300_um")
)
(rule
(width 200)
(clearance 200)
)
)
)
(wiring
)
)

7043
tests/multilayer/3x4_tactswitch_ir_remote/3x4_tactswitch_ir_remote.kicad_pcb Normal file
View File

File diff suppressed because it is too large Load Diff

130
tests/multilayer/3x4_tactswitch_ir_remote/3x4_tactswitch_ir_remote.kicad_prl Normal file
View File

@ -0,0 +1,130 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_fffffffd_57555555",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "3x4_tactswitch_ir_remote.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9
],
"col_widths": [
0,
0,
0,
0,
0,
0,
0,
0,
0,
0
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

618
tests/multilayer/3x4_tactswitch_ir_remote/3x4_tactswitch_ir_remote.kicad_pro Normal file
View File

@ -0,0 +1,618 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"apply_defaults_to_fp_fields": false,
"apply_defaults_to_fp_shapes": false,
"apply_defaults_to_fp_text": false,
"board_outline_line_width": 0.05,
"copper_line_width": 0.2,
"copper_text_italic": false,
"copper_text_size_h": 1.5,
"copper_text_size_v": 1.5,
"copper_text_thickness": 0.3,
"copper_text_upright": false,
"courtyard_line_width": 0.05,
"dimension_precision": 4,
"dimension_units": 3,
"dimensions": {
"arrow_length": 1270000,
"extension_offset": 500000,
"keep_text_aligned": true,
"suppress_zeroes": true,
"text_position": 0,
"units_format": 0
},
"fab_line_width": 0.1,
"fab_text_italic": false,
"fab_text_size_h": 1.0,
"fab_text_size_v": 1.0,
"fab_text_thickness": 0.15,
"fab_text_upright": false,
"other_line_width": 0.1,
"other_text_italic": false,
"other_text_size_h": 1.0,
"other_text_size_v": 1.0,
"other_text_thickness": 0.15,
"other_text_upright": false,
"pads": {
"drill": 0.8,
"height": 1.27,
"width": 2.54
},
"silk_line_width": 0.1,
"silk_text_italic": false,
"silk_text_size_h": 1.0,
"silk_text_size_v": 1.0,
"silk_text_thickness": 0.1,
"silk_text_upright": false,
"zones": {
"min_clearance": 0.5
}
},
"diff_pair_dimensions": [],
"drc_exclusions": [],
"meta": {
"version": 2
},
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"connection_width": "warning",
"copper_edge_clearance": "error",
"copper_sliver": "warning",
"courtyards_overlap": "error",
"creepage": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint": "error",
"footprint_filters_mismatch": "ignore",
"footprint_symbol_mismatch": "warning",
"footprint_type_mismatch": "ignore",
"hole_clearance": "error",
"hole_to_hole": "warning",
"holes_co_located": "warning",
"invalid_outline": "error",
"isolated_copper": "warning",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"lib_footprint_issues": "warning",
"lib_footprint_mismatch": "warning",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"mirrored_text_on_front_layer": "warning",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"nonmirrored_text_on_back_layer": "warning",
"npth_inside_courtyard": "ignore",
"padstack": "warning",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_edge_clearance": "warning",
"silk_over_copper": "warning",
"silk_overlap": "warning",
"skew_out_of_range": "error",
"solder_mask_bridge": "error",
"starved_thermal": "error",
"text_height": "warning",
"text_on_edge_cuts": "error",
"text_thickness": "warning",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_angle": "error",
"track_dangling": "warning",
"track_segment_length": "error",
"track_width": "error",
"tracks_crossing": "error",
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zones_intersect": "error"
},
"rules": {
"max_error": 0.005,
"min_clearance": 0.0,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.5,
"min_groove_width": 0.0,
"min_hole_clearance": 0.25,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.2,
"min_microvia_drill": 0.1,
"min_resolved_spokes": 2,
"min_silk_clearance": 0.0,
"min_text_height": 0.8,
"min_text_thickness": 0.08,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.0,
"min_via_annular_width": 0.1,
"min_via_diameter": 0.5,
"solder_mask_to_copper_clearance": 0.0,
"use_height_for_length_calcs": true
},
"teardrop_options": [
{
"td_onpthpad": true,
"td_onroundshapesonly": false,
"td_onsmdpad": true,
"td_ontrackend": false,
"td_onvia": true
}
],
"teardrop_parameters": [
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_on_pad_in_zone": false,
"td_target_name": "td_round_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_on_pad_in_zone": false,
"td_target_name": "td_rect_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_on_pad_in_zone": false,
"td_target_name": "td_track_end",
"td_width_to_size_filter_ratio": 0.9
}
],
"track_widths": [],
"tuning_pattern_settings": {
"diff_pair_defaults": {
"corner_radius_percentage": 80,
"corner_style": 1,
"max_amplitude": 1.0,
"min_amplitude": 0.2,
"single_sided": false,
"spacing": 1.0
},
"diff_pair_skew_defaults": {
"corner_radius_percentage": 80,
"corner_style": 1,
"max_amplitude": 1.0,
"min_amplitude": 0.2,
"single_sided": false,
"spacing": 0.6
},
"single_track_defaults": {
"corner_radius_percentage": 80,
"corner_style": 1,
"max_amplitude": 1.0,
"min_amplitude": 0.2,
"single_sided": false,
"spacing": 0.6
}
},
"via_dimensions": [],
"zones_allow_external_fillets": false
},
"ipc2581": {
"dist": "",
"distpn": "",
"internal_id": "",
"mfg": "",
"mpn": ""
},
"layer_pairs": [],
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"endpoint_off_grid": "warning",
"extra_units": "error",
"footprint_filter": "ignore",
"footprint_link_issues": "warning",
"four_way_junction": "ignore",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"label_multiple_wires": "warning",
"lib_symbol_issues": "warning",
"lib_symbol_mismatch": "warning",
"missing_bidi_pin": "warning",
"missing_input_pin": "warning",
"missing_power_pin": "error",
"missing_unit": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"same_local_global_label": "warning",
"similar_label_and_power": "warning",
"similar_labels": "warning",
"similar_power": "warning",
"simulation_model_issue": "ignore",
"single_global_label": "ignore",
"unannotated": "error",
"unconnected_wire_endpoint": "warning",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": []
},
"meta": {
"filename": "3x4_tactswitch_ir_remote.kicad_pro",
"version": 3
},
"net_settings": {
"classes": [
{
"bus_width": 12,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 2147483647,
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.2,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 6
}
],
"meta": {
"version": 4
},
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "",
"plot": "",
"pos_files": "",
"specctra_dsn": "3x4_tactswitch_ir_remote.dsn",
"step": "",
"svg": "",
"vrml": ""
},
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"bom_export_filename": "${PROJECTNAME}.csv",
"bom_fmt_presets": [],
"bom_fmt_settings": {
"field_delimiter": ",",
"keep_line_breaks": false,
"keep_tabs": false,
"name": "CSV",
"ref_delimiter": ",",
"ref_range_delimiter": "",
"string_delimiter": "\""
},
"bom_presets": [],
"bom_settings": {
"exclude_dnp": false,
"fields_ordered": [
{
"group_by": false,
"label": "Reference",
"name": "Reference",
"show": true
},
{
"group_by": false,
"label": "Qty",
"name": "${QUANTITY}",
"show": true
},
{
"group_by": true,
"label": "Value",
"name": "Value",
"show": true
},
{
"group_by": true,
"label": "DNP",
"name": "${DNP}",
"show": true
},
{
"group_by": true,
"label": "Exclude from BOM",
"name": "${EXCLUDE_FROM_BOM}",
"show": true
},
{
"group_by": true,
"label": "Exclude from Board",
"name": "${EXCLUDE_FROM_BOARD}",
"show": true
},
{
"group_by": true,
"label": "Footprint",
"name": "Footprint",
"show": true
},
{
"group_by": false,
"label": "Datasheet",
"name": "Datasheet",
"show": true
}
],
"filter_string": "",
"group_symbols": true,
"include_excluded_from_bom": true,
"name": "Default Editing",
"sort_asc": true,
"sort_field": "Reference"
},
"connection_grid_size": 50.0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.375,
"operating_point_overlay_i_precision": 3,
"operating_point_overlay_i_range": "~A",
"operating_point_overlay_v_precision": 3,
"operating_point_overlay_v_range": "~V",
"overbar_offset_ratio": 1.23,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.15
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "",
"page_layout_descr_file": "",
"plot_directory": "",
"space_save_all_events": true,
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",
"spice_model_current_sheet_as_root": true,
"spice_save_all_currents": false,
"spice_save_all_dissipations": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"62f229a9-6f61-4fe9-9136-10bbaf782921",
"Root"
]
],
"text_variables": {}
}

5711
tests/multilayer/3x4_tactswitch_ir_remote/3x4_tactswitch_ir_remote.kicad_sch Normal file
View File

File diff suppressed because it is too large Load Diff

666
tests/multilayer/3x4_tactswitch_ir_remote/autoroute_all_for_several_minutes.cmd Normal file
View File

@ -0,0 +1,666 @@
{
"done": [
{
"MultilayerAutoroute": [
[
{
"pin": "C1-1",
"layer": "F.Cu"
},
{
"pin": "C1-2",
"layer": "F.Cu"
},
{
"pin": "C2-1",
"layer": "F.Cu"
},
{
"pin": "C2-2",
"layer": "F.Cu"
},
{
"pin": "C3-1",
"layer": "F.Cu"
},
{
"pin": "C3-2",
"layer": "F.Cu"
},
{
"pin": "C4-1",
"layer": "F.Cu"
},
{
"pin": "C4-2",
"layer": "F.Cu"
},
{
"pin": "D1-1",
"layer": "B.Cu"
},
{
"pin": "D1-1",
"layer": "F.Cu"
},
{
"pin": "D1-2",
"layer": "B.Cu"
},
{
"pin": "D1-2",
"layer": "F.Cu"
},
{
"pin": "J2-1",
"layer": "B.Cu"
},
{
"pin": "J2-1",
"layer": "F.Cu"
},
{
"pin": "J2-2",
"layer": "B.Cu"
},
{
"pin": "J2-2",
"layer": "F.Cu"
},
{
"pin": "J2-3",
"layer": "B.Cu"
},
{
"pin": "J2-3",
"layer": "F.Cu"
},
{
"pin": "J2-4",
"layer": "B.Cu"
},
{
"pin": "J2-4",
"layer": "F.Cu"
},
{
"pin": "J2-5",
"layer": "B.Cu"
},
{
"pin": "J2-5",
"layer": "F.Cu"
},
{
"pin": "J2-6",
"layer": "B.Cu"
},
{
"pin": "J2-6",
"layer": "F.Cu"
},
{
"pin": "R1-1",
"layer": "F.Cu"
},
{
"pin": "R1-2",
"layer": "F.Cu"
},
{
"pin": "SW1-1",
"layer": "B.Cu"
},
{
"pin": "SW1-1",
"layer": "F.Cu"
},
{
"pin": "SW1-1@1",
"layer": "B.Cu"
},
{
"pin": "SW1-1@1",
"layer": "F.Cu"
},
{
"pin": "SW1-2",
"layer": "B.Cu"
},
{
"pin": "SW1-2",
"layer": "F.Cu"
},
{
"pin": "SW1-2@1",
"layer": "B.Cu"
},
{
"pin": "SW1-2@1",
"layer": "F.Cu"
},
{
"pin": "SW10-1",
"layer": "B.Cu"
},
{
"pin": "SW10-1",
"layer": "F.Cu"
},
{
"pin": "SW10-1@1",
"layer": "B.Cu"
},
{
"pin": "SW10-1@1",
"layer": "F.Cu"
},
{
"pin": "SW10-2",
"layer": "B.Cu"
},
{
"pin": "SW10-2",
"layer": "F.Cu"
},
{
"pin": "SW10-2@1",
"layer": "B.Cu"
},
{
"pin": "SW10-2@1",
"layer": "F.Cu"
},
{
"pin": "SW11-1",
"layer": "B.Cu"
},
{
"pin": "SW11-1",
"layer": "F.Cu"
},
{
"pin": "SW11-1@1",
"layer": "B.Cu"
},
{
"pin": "SW11-1@1",
"layer": "F.Cu"
},
{
"pin": "SW11-2",
"layer": "B.Cu"
},
{
"pin": "SW11-2",
"layer": "F.Cu"
},
{
"pin": "SW11-2@1",
"layer": "B.Cu"
},
{
"pin": "SW11-2@1",
"layer": "F.Cu"
},
{
"pin": "SW12-1",
"layer": "B.Cu"
},
{
"pin": "SW12-1",
"layer": "F.Cu"
},
{
"pin": "SW12-1@1",
"layer": "B.Cu"
},
{
"pin": "SW12-1@1",
"layer": "F.Cu"
},
{
"pin": "SW12-2",
"layer": "B.Cu"
},
{
"pin": "SW12-2",
"layer": "F.Cu"
},
{
"pin": "SW12-2@1",
"layer": "B.Cu"
},
{
"pin": "SW12-2@1",
"layer": "F.Cu"
},
{
"pin": "SW2-1",
"layer": "B.Cu"
},
{
"pin": "SW2-1",
"layer": "F.Cu"
},
{
"pin": "SW2-1@1",
"layer": "B.Cu"
},
{
"pin": "SW2-1@1",
"layer": "F.Cu"
},
{
"pin": "SW2-2",
"layer": "B.Cu"
},
{
"pin": "SW2-2",
"layer": "F.Cu"
},
{
"pin": "SW2-2@1",
"layer": "B.Cu"
},
{
"pin": "SW2-2@1",
"layer": "F.Cu"
},
{
"pin": "SW3-1",
"layer": "B.Cu"
},
{
"pin": "SW3-1",
"layer": "F.Cu"
},
{
"pin": "SW3-1@1",
"layer": "B.Cu"
},
{
"pin": "SW3-1@1",
"layer": "F.Cu"
},
{
"pin": "SW3-2",
"layer": "B.Cu"
},
{
"pin": "SW3-2",
"layer": "F.Cu"
},
{
"pin": "SW3-2@1",
"layer": "B.Cu"
},
{
"pin": "SW3-2@1",
"layer": "F.Cu"
},
{
"pin": "SW4-1",
"layer": "B.Cu"
},
{
"pin": "SW4-1",
"layer": "F.Cu"
},
{
"pin": "SW4-1@1",
"layer": "B.Cu"
},
{
"pin": "SW4-1@1",
"layer": "F.Cu"
},
{
"pin": "SW4-2",
"layer": "B.Cu"
},
{
"pin": "SW4-2",
"layer": "F.Cu"
},
{
"pin": "SW4-2@1",
"layer": "B.Cu"
},
{
"pin": "SW4-2@1",
"layer": "F.Cu"
},
{
"pin": "SW5-1",
"layer": "B.Cu"
},
{
"pin": "SW5-1",
"layer": "F.Cu"
},
{
"pin": "SW5-1@1",
"layer": "B.Cu"
},
{
"pin": "SW5-1@1",
"layer": "F.Cu"
},
{
"pin": "SW5-2",
"layer": "B.Cu"
},
{
"pin": "SW5-2",
"layer": "F.Cu"
},
{
"pin": "SW5-2@1",
"layer": "B.Cu"
},
{
"pin": "SW5-2@1",
"layer": "F.Cu"
},
{
"pin": "SW6-1",
"layer": "B.Cu"
},
{
"pin": "SW6-1",
"layer": "F.Cu"
},
{
"pin": "SW6-1@1",
"layer": "B.Cu"
},
{
"pin": "SW6-1@1",
"layer": "F.Cu"
},
{
"pin": "SW6-2",
"layer": "B.Cu"
},
{
"pin": "SW6-2",
"layer": "F.Cu"
},
{
"pin": "SW6-2@1",
"layer": "B.Cu"
},
{
"pin": "SW6-2@1",
"layer": "F.Cu"
},
{
"pin": "SW7-1",
"layer": "B.Cu"
},
{
"pin": "SW7-1",
"layer": "F.Cu"
},
{
"pin": "SW7-1@1",
"layer": "B.Cu"
},
{
"pin": "SW7-1@1",
"layer": "F.Cu"
},
{
"pin": "SW7-2",
"layer": "B.Cu"
},
{
"pin": "SW7-2",
"layer": "F.Cu"
},
{
"pin": "SW7-2@1",
"layer": "B.Cu"
},
{
"pin": "SW7-2@1",
"layer": "F.Cu"
},
{
"pin": "SW8-1",
"layer": "B.Cu"
},
{
"pin": "SW8-1",
"layer": "F.Cu"
},
{
"pin": "SW8-1@1",
"layer": "B.Cu"
},
{
"pin": "SW8-1@1",
"layer": "F.Cu"
},
{
"pin": "SW8-2",
"layer": "B.Cu"
},
{
"pin": "SW8-2",
"layer": "F.Cu"
},
{
"pin": "SW8-2@1",
"layer": "B.Cu"
},
{
"pin": "SW8-2@1",
"layer": "F.Cu"
},
{
"pin": "SW9-1",
"layer": "B.Cu"
},
{
"pin": "SW9-1",
"layer": "F.Cu"
},
{
"pin": "SW9-1@1",
"layer": "B.Cu"
},
{
"pin": "SW9-1@1",
"layer": "F.Cu"
},
{
"pin": "SW9-2",
"layer": "B.Cu"
},
{
"pin": "SW9-2",
"layer": "F.Cu"
},
{
"pin": "SW9-2@1",
"layer": "B.Cu"
},
{
"pin": "SW9-2@1",
"layer": "F.Cu"
},
{
"pin": "U1-1",
"layer": "F.Cu"
},
{
"pin": "U1-10",
"layer": "F.Cu"
},
{
"pin": "U1-11",
"layer": "F.Cu"
},
{
"pin": "U1-12",
"layer": "F.Cu"
},
{
"pin": "U1-13",
"layer": "F.Cu"
},
{
"pin": "U1-14",
"layer": "F.Cu"
},
{
"pin": "U1-15",
"layer": "F.Cu"
},
{
"pin": "U1-16",
"layer": "F.Cu"
},
{
"pin": "U1-17",
"layer": "F.Cu"
},
{
"pin": "U1-18",
"layer": "F.Cu"
},
{
"pin": "U1-19",
"layer": "F.Cu"
},
{
"pin": "U1-2",
"layer": "F.Cu"
},
{
"pin": "U1-20",
"layer": "F.Cu"
},
{
"pin": "U1-21",
"layer": "F.Cu"
},
{
"pin": "U1-22",
"layer": "F.Cu"
},
{
"pin": "U1-23",
"layer": "F.Cu"
},
{
"pin": "U1-24",
"layer": "F.Cu"
},
{
"pin": "U1-25",
"layer": "F.Cu"
},
{
"pin": "U1-26",
"layer": "F.Cu"
},
{
"pin": "U1-27",
"layer": "F.Cu"
},
{
"pin": "U1-28",
"layer": "F.Cu"
},
{
"pin": "U1-29",
"layer": "F.Cu"
},
{
"pin": "U1-3",
"layer": "F.Cu"
},
{
"pin": "U1-30",
"layer": "F.Cu"
},
{
"pin": "U1-31",
"layer": "F.Cu"
},
{
"pin": "U1-32",
"layer": "F.Cu"
},
{
"pin": "U1-4",
"layer": "F.Cu"
},
{
"pin": "U1-5",
"layer": "F.Cu"
},
{
"pin": "U1-6",
"layer": "F.Cu"
},
{
"pin": "U1-7",
"layer": "F.Cu"
},
{
"pin": "U1-8",
"layer": "F.Cu"
},
{
"pin": "U1-9",
"layer": "F.Cu"
},
{
"pin": "Y1-1",
"layer": "F.Cu"
},
{
"pin": "Y1-2",
"layer": "F.Cu"
},
{
"pin": "Y1-3",
"layer": "F.Cu"
},
{
"pin": "Y1-4",
"layer": "F.Cu"
}
],
{
"anterouter": {
"fanout_clearance": 200.0
},
"planar": {
"principal_layer": 0,
"presort_by": "RatlineIntersectionCountAndLength",
"permutate": true,
"router": {
"routed_band_width": 100.0,
"wrap_around_bands": true,
"squeeze_through_under_bends": true
},
"timeout": {
"initial": 1.0,
"progress_bonus": 0.005
}
},
"timeout": {
"initial": 10.0,
"progress_bonus": 0.15
}
}
]
}
],
"undone": []
}